A Solution for Built-in On-Chip Hardware Integrity Protection Adopting Resource-Optimized RO-PUF

Possessing a robust anti-counterfeiting structure, the Physically Unclonable Functions (PUF), particularly Ring Oscillator (RO) PUF, which are inherently nonreproducible, have recently been proposed as a promising tool for hardware authentication and integrity protection against device design attacks. This research aims to optimize the design of RO-PUF for implementation on the Field-programmable Gate Array (FPGA) platform and to automate the computation and evaluation of design integrity, thereby enabling wider applications for ROPUF. Furthermore, the research conducts experiments to evaluate the uniqueness and reproducibility of the designs, ensuring the detection of unauthorized hardware design modifications. By improving reliability and resource efficiency, this work contributes to the development of more reliable and efficient PUF-based security systems.

Authors

Institutions

Publication Details

Published
2025-06-16
DOI
https://doi.org/10.1109/icdv66179.2025.11135049
Primary Topic
Physical Unclonable Functions (PUFs) and Hardware Security
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Solution for Built-in On-Chip Hardware Integrity Protection Adopting Resource-Optimized RO-PUF

Van-Toan Tran, Quang‐Kien Trinh, Dat Thanh Nguyen, Hoang-Long Nguyen et al.
Physical Unclonable Functions (PUFs) and Hardware Security
article

A Solution for Built-in On-Chip Hardware Integrity Protection Adopting Resource-Optimized RO-PUF

Van-Toan Tran, Quang‐Kien Trinh, Dat Thanh Nguyen, Hoang-Long Nguyen, Tri-Hieu Le, Quang-Hoa Nguyen
article en

Abstract

Possessing a robust anti-counterfeiting structure, the Physically Unclonable Functions (PUF), particularly Ring Oscillator (RO) PUF, which are inherently nonreproducible, have recently been proposed as a promising tool for hardware authentication and integrity protection against device design attacks. This research aims to optimize the design of RO-PUF for implementation on the Field-programmable Gate Array (FPGA) platform and to automate the computation and evaluation of design integrity, thereby enabling wider applications for ROPUF. Furthermore, the research conducts experiments to evaluate the uniqueness and reproducibility of the designs, ensuring the detection of unauthorized hardware design modifications. By improving reliability and resource efficiency, this work contributes to the development of more reliable and efficient PUF-based security systems.

Le Quy Don Technical University (VN)
Openalex Percentile: Top 75%
Physical Unclonable Functions (PUFs) and Hardware Security
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.