EFH - An Efficient Fault-Tolerant Routing Methodology for 2D Mesh NoCs

The increasing complexity of modern System-on-Chip (SoC) designs demands reliable and scalable communication frameworks. Network-on-Chip (NoC) architectures, particularly the 2D Mesh topology, have gained prominence due to their structured layout and scalability, facilitating efficient data routing among interconnected functional blocks. However, the 2D Mesh topology remains highly vulnerable to static and dynamic faults, which disrupt network performance and increase congestion. Existing fault-tolerant routing algorithms struggle with handling complex fault patterns, such as concave and irregular fault regions, leading to increased latency and packet loss. This paper introduces the Entrance, First, Hole (EFH) routing methodology, which employs a dynamic node-labeling strategy to classify nodes into entrance, first, and hole nodes. This classification enables the network to bypass faults, maintain functional nodes, and optimize routing paths without introducing significant overhead. Experimental results using the Noxim NoC simulator demonstrate that EFH significantly enhances network throughput, reduces latency, and improves overall fault resilience compared to existing approaches.

Authors

Institutions

Publication Details

Published
2025-07-20
DOI
https://doi.org/10.1109/itcindia66078.2025.11141644
Citations
1
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.73
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

EFH - An Efficient Fault-Tolerant Routing Methodology for 2D Mesh NoCs

A. Narasimha Raju, K K Girish, Biswajit Bhowmik, Rohit Chakraborty
1 citations
Advanced Memory and Neural Computing
0.73
article

EFH - An Efficient Fault-Tolerant Routing Methodology for 2D Mesh NoCs

A. Narasimha Raju, K K Girish, Biswajit Bhowmik, Rohit Chakraborty
article en
1 citations

Abstract

The increasing complexity of modern System-on-Chip (SoC) designs demands reliable and scalable communication frameworks. Network-on-Chip (NoC) architectures, particularly the 2D Mesh topology, have gained prominence due to their structured layout and scalability, facilitating efficient data routing among interconnected functional blocks. However, the 2D Mesh topology remains highly vulnerable to static and dynamic faults, which disrupt network performance and increase congestion. Existing fault-tolerant routing algorithms struggle with handling complex fault patterns, such as concave and irregular fault regions, leading to increased latency and packet loss. This paper introduces the Entrance, First, Hole (EFH) routing methodology, which employs a dynamic node-labeling strategy to classify nodes into entrance, first, and hole nodes. This classification enables the network to bypass faults, maintain functional nodes, and optimize routing paths without introducing significant overhead. Experimental results using the Noxim NoC simulator demonstrate that EFH significantly enhances network throughput, reduces latency, and improves overall fault resilience compared to existing approaches.

National Institute of Technology Karnataka (IN)
Openalex Percentile: Top 24%
Advanced Memory and Neural Computing
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.