New technical platform on chip packaging dedicated to practical training in microelectronics

The world is increasingly governed by digital equipment based on integrated circuits (IC), i.e. microelectronics devices. In this highly technical field, know-how is a fundamental asset for the future graduates, whatever their level of diploma. The topic of IC packaging that used to be more straightforward than the technology intensive front-end CMOS device fabrication process, is becoming a high-end technology aiming at hybrid integration, 3D-IC (three-dimension integrated circuits), chiplets... In the frame of the French national microelectronics network and of one of its members, the Microelectronics Grenoble center, CIME Nanotech, a practical platform on packaging of electronic chips was set-up. It offers to students, in the first stage, at professional license level, the possibility to work on dedicated equipment and to proceed to the technological steps. These operations provide students with a complete overview of the stages involved in IC packaging. These steps range from transfer onto a ceramic substrate, through quality control, to assembly on a printed circuit board. We focus on flip chip technology, serigraphy (Screen Printing), Wire-Bonding, Ball Bonding and Dicing, the main approaches for packaging. The first results encourage the center to extend the activity to engineers and to lifelong learning trainees.

Authors

Institutions

Publication Details

Published
2025-06-18
DOI
https://doi.org/10.1109/eaeeie65428.2025.11136376
Citations
1
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.73
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

New technical platform on chip packaging dedicated to practical training in microelectronics

A. Bsiesy, Olivier Bonnaud, Mohammed Irar.
1 citations
3D IC and TSV technologies
0.73
article

New technical platform on chip packaging dedicated to practical training in microelectronics

A. Bsiesy, Olivier Bonnaud, Mohammed Irar.
article en
1 citations

Abstract

The world is increasingly governed by digital equipment based on integrated circuits (IC), i.e. microelectronics devices. In this highly technical field, know-how is a fundamental asset for the future graduates, whatever their level of diploma. The topic of IC packaging that used to be more straightforward than the technology intensive front-end CMOS device fabrication process, is becoming a high-end technology aiming at hybrid integration, 3D-IC (three-dimension integrated circuits), chiplets... In the frame of the French national microelectronics network and of one of its members, the Microelectronics Grenoble center, CIME Nanotech, a practical platform on packaging of electronic chips was set-up. It offers to students, in the first stage, at professional license level, the possibility to work on dedicated equipment and to proceed to the technological steps. These operations provide students with a complete overview of the stages involved in IC packaging. These steps range from transfer onto a ceramic substrate, through quality control, to assembly on a printed circuit board. We focus on flip chip technology, serigraphy (Screen Printing), Wire-Bonding, Ball Bonding and Dicing, the main approaches for packaging. The first results encourage the center to extend the activity to engineers and to lifelong learning trainees.

Centre Interuniversitaire de MicroElectronique et Nanotechnologies (FR), Direction Générale Déléguée aux Ressources (FR), Université Grenoble Alpes (FR)
Openalex Percentile: Top 24%
3D IC and TSV technologies
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.