RESEARCH TO METHODS IMPLEMENT THE VITERBI DECODER FOR BCH CODES ON FPGA
The paper considers approaches to the implementation of the Viterbi decoder for BCH codes. Various ways of reconstructing the most plausible codeword are being considered. The scheme of the Viterbi decoder for implementation on FPGAs is given.
Authors
- Aleksei Ovinnikov (ORCID: https://orcid.org/0000-0002-3178-7593)
- Nikita Vinogradov
Publication Details
- Published
- 2025-06-15
- DOI
- https://doi.org/10.21667/978-5-7722-0425-2-26-30
- Primary Topic
- Error Correcting Code Techniques
- Type
- article
- Field-Weighted Citation Impact
- 0.00