Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology

In analog neuromorphic chips, designers can embed computing primitives in the intrinsic physical properties of devices and circuits, heavily reducing device count and energy consumption, and enabling high parallelism, because all devices are computing simultaneously. Neural network parameters can be stored in local analog non-volatile memories (NVMs), saving the energy required to move data between memory and logic. However, the main drawback of analog sub-threshold electronic circuits is their dramatic temperature sensitivity. In this paper, we demonstrate that a temperature compensation mechanism can be devised to solve this problem. We have designed and fabricated a chip implementing a two-layer analog neural network trained to classify low-resolution images of handwritten digits with a low-cost single-poly complementary metal-oxide-semiconductor (CMOS) process, using unconventional analog NVMs for weight storage. We demonstrate a temperature-resilient analog neuromorphic chip for image recognition operating between 10°C and 60°C without loss of classification accuracy, within 2% of the corresponding software-based neural network in the whole temperature range.

Authors

Publication Details

Journal
IEEE Transactions on Circuits and Systems I Regular Papers
Published
2025-08-28
DOI
https://doi.org/10.1109/tcsi.2025.3599010
Primary Topic
Advanced Memory and Neural Computing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology

Alessandro Catania, Tommaso Rizzo, Giuseppe Iannaccone, Sebastiano Strangio
IEEE Transactions on Circuits and Systems I Regular Papers
Advanced Memory and Neural Computing
article

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology

Alessandro Catania, Tommaso Rizzo, Giuseppe Iannaccone, Sebastiano Strangio
article en

Abstract

In analog neuromorphic chips, designers can embed computing primitives in the intrinsic physical properties of devices and circuits, heavily reducing device count and energy consumption, and enabling high parallelism, because all devices are computing simultaneously. Neural network parameters can be stored in local analog non-volatile memories (NVMs), saving the energy required to move data between memory and logic. However, the main drawback of analog sub-threshold electronic circuits is their dramatic temperature sensitivity. In this paper, we demonstrate that a temperature compensation mechanism can be devised to solve this problem. We have designed and fabricated a chip implementing a two-layer analog neural network trained to classify low-resolution images of handwritten digits with a low-cost single-poly complementary metal-oxide-semiconductor (CMOS) process, using unconventional analog NVMs for weight storage. We demonstrate a temperature-resilient analog neuromorphic chip for image recognition operating between 10°C and 60°C without loss of classification accuracy, within 2% of the corresponding software-based neural network in the whole temperature range.

IEEE Transactions on Circuits and Systems I Regular PapersVol. 73(1)
Affordable and clean energy
Openalex Percentile: Top 78%
Advanced Memory and Neural Computing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology — Alessandro Catania, Tommaso Rizzo, et al. · IEEE Transactions on Circuits and Systems I Regular Papers (2025) | TGRS Research Map | TGRS