Non-uniform matching performances in mesa-isolated SOI MOSFETs

• The effect of MESA isolation on the electrical characteristics of a FDSOI MOSFET is presented, with the presence of a parasitic edge transistor. • A methodology to extract threshold voltage matching of main and parasitic transistors is presented. • Said methodology is applied to assess matching performances of our devices for different channel doping and back bias values. • The device matching is dramatically degraded for a back bias of 5 V. This degradation is attributed to the floating body being charged. This work studies the threshold voltage mismatch of mesa-isolated SOI pMOSFETs through a breakdown between edge and center contributions. Pelgrom’s law is followed if a proper care is taken in the Vt extraction method. Applied to pMOS devices we observed that despite its parasitic nature, the edge transistor mismatch is as good as that of the center, regardless of channel doping and back-gate bias. Mismatch degradation in reverse back-bias mode is observed and attributed to the presence of floating body effects.

Authors

Institutions

Publication Details

Journal
Solid-State Electronics
Published
2025-08-26
DOI
https://doi.org/10.1016/j.sse.2025.109224
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Non-uniform matching performances in mesa-isolated SOI MOSFETs

Pierre Lhéritier, G. Romano, F. Ponthenier, Sylvain Joblot et al.
Solid-State Electronics
Advancements in Semiconductor Devices and Circuit Design
article

Non-uniform matching performances in mesa-isolated SOI MOSFETs

Pierre Lhéritier, G. Romano, F. Ponthenier, Sylvain Joblot, D. Bosch, J. Lacord
article en

Abstract

• The effect of MESA isolation on the electrical characteristics of a FDSOI MOSFET is presented, with the presence of a parasitic edge transistor. • A methodology to extract threshold voltage matching of main and parasitic transistors is presented. • Said methodology is applied to assess matching performances of our devices for different channel doping and back bias values. • The device matching is dramatically degraded for a back bias of 5 V. This degradation is attributed to the floating body being charged. This work studies the threshold voltage mismatch of mesa-isolated SOI pMOSFETs through a breakdown between edge and center contributions. Pelgrom’s law is followed if a proper care is taken in the Vt extraction method. Applied to pMOS devices we observed that despite its parasitic nature, the edge transistor mismatch is as good as that of the center, regardless of channel doping and back-gate bias. Mismatch degradation in reverse back-bias mode is observed and attributed to the presence of floating body effects.

Solid-State ElectronicsVol. 230
Commissariat à l'Énergie Atomique et aux Énergies Alternatives (FR), STMicroelectronics (France) (FR), Laboratoire d'Électronique des Technologies de l'Information (FR), Université Grenoble Alpes (FR)
Openalex Percentile: Top 79%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Non-uniform matching performances in mesa-isolated SOI MOSFETs — Pierre Lhéritier, G. Romano, et al. · Solid-State Electronics (2025) | TGRS Research Map | TGRS