WSe₂/SnS₂ Heterostructure Arrays with Bilateral Accumulation Contact for Scalable p-Type Transistors and Logic Circuits

Field-effect transistors (FETs) based on two-dimensional (2D) materials hold great promise as essential components in next-generation electronics. However, achieving high-performance and large-scale production of p-type 2D FETs has remained a persistent challenge. In this study, SnS₂ is introduced as a tunneling contact layer, and performance-enhanced p-type WSe₂ FET arrays are fabricated by utilizing a self-aligned etching strategy based on WSe₂/SnS₂ heterojunctions. Owing to the type-III energy band alignment between WSe₂ and SnS₂ forming a bilateral accumulation region at the heterojunction interface, the carrier injection is enhanced into WSe₂ through SnS₂ via a band-to-band tunneling process, which effectively reduces contact resistance and barrier height. The experimental results further demonstrate that, compared with normal WSe₂ FETs, the bilateral accumulation contact FET (BAC-FET) exhibits notable improvements in mobility, on-state current, and on/off ratio. Additionally, various logic circuits, including inverter, NOR, NAND, OR, and AND gates, are realized based on the BAC-FET arrays.