LLM-Sec: Closing the Security Loop using LLMs for Hardware Design

The term "closing the loop" effectively captures the concept of creating a complete, automated security cycle that addresses the current gap between security threat identification and mitigation in hardware design. Current research shows that hardware security verification processes are predominantly manual, labor-intensive, and struggle to scale with increasing design complexity. This work aims to address this challenge by envisioning LLMs to automate both the detection and resolution phases, creating a true closed-loop system for secure hardware design. While providing a survey of LLM-driven hardware security frameworks, this work aims to highlight the critical concept of security loop closure leveraging the power of LLMs and security feedback to drive security closure of hardware designs. The framework outlines the techniques to incorporate comprehensive feedback mechanisms for quality assurance, including automated evaluation metrics, human expert validation, and cross-verification with multiple LLM agents to ensure reliability and accuracy of security assessments.

Authors

Institutions

Publication Details

Published
2025-08-04
DOI
https://doi.org/10.1109/coins65080.2025.11125787
Citations
1
Primary Topic
Physical Unclonable Functions (PUFs) and Hardware Security
Type
article
Field-Weighted Citation Impact
2.27
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

LLM-Sec: Closing the Security Loop using LLMs for Hardware Design

Jonti Talukdar, Farshad Firouzi, Sanmitra Banerjee
1 citations
Physical Unclonable Functions (PUFs) and Hardware Security
2.27
article

LLM-Sec: Closing the Security Loop using LLMs for Hardware Design

Jonti Talukdar, Farshad Firouzi, Sanmitra Banerjee
article en
1 citations

Abstract

The term "closing the loop" effectively captures the concept of creating a complete, automated security cycle that addresses the current gap between security threat identification and mitigation in hardware design. Current research shows that hardware security verification processes are predominantly manual, labor-intensive, and struggle to scale with increasing design complexity. This work aims to address this challenge by envisioning LLMs to automate both the detection and resolution phases, creating a true closed-loop system for secure hardware design. While providing a survey of LLM-driven hardware security frameworks, this work aims to highlight the critical concept of security loop closure leveraging the power of LLMs and security feedback to drive security closure of hardware designs. The framework outlines the techniques to incorporate comprehensive feedback mechanisms for quality assurance, including automated evaluation metrics, human expert validation, and cross-verification with multiple LLM agents to ensure reliability and accuracy of security assessments.

Nvidia (United States) (US), Arizona State University (US)
Openalex Percentile: Top 12%
Physical Unclonable Functions (PUFs) and Hardware Security
2.27
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

LLM-Sec: Closing the Security Loop using LLMs for Hardware Design — Jonti Talukdar, Farshad Firouzi, et al. · (2025) | TGRS Research Map | TGRS