Low Parasitic Loop Inductance Design and Characterization of a 1200 V, 200 A SiC MOSFET Half-Bridge PCB-embedded Power Module

In this article, the design and characterization of a 1200 V, 200 A rated printed circuit board (PCB) embedded silicon carbide (SiC) MOSFET half-bridge is being presented. The layout of the power module has been optimized to reduce the power loop inductance, achieving a 1.5 nH of power loop inductance. The dimensions of the fabricated module are 48 mm x 32 mm (L x B), with the thickness being 0.35 mm, leading to a reduction of 57% in footprint and a reduction of 95% in volume compared to commercially available half-bridge SiC MOSFET power modules of 1200 V, 200 A with the GM4 package.

Authors

Institutions

Publication Details

Published
2025-06-22
DOI
https://doi.org/10.1109/compel57166.2025.11121202
Citations
1
Primary Topic
Silicon Carbide Semiconductor Technologies
Type
article
Field-Weighted Citation Impact
0.73
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Low Parasitic Loop Inductance Design and Characterization of a 1200 V, 200 A SiC MOSFET Half-Bridge PCB-embedded Power Module

Aditya Bhalotia, A. Chaudhary, Mike Morianz, K Gopikrishnan et al.
1 citations
Silicon Carbide Semiconductor Technologies
0.73
article

Low Parasitic Loop Inductance Design and Characterization of a 1200 V, 200 A SiC MOSFET Half-Bridge PCB-embedded Power Module

Aditya Bhalotia, A. Chaudhary, Mike Morianz, K Gopikrishnan, Gerald Weis, Sumit Pramanick, Johannes Stahr, Kaushik Mirdoddi, Anandarup Das, Soumya Shubhra Nag, Thomas Koeck, Sorra Ranjit
article en
1 citations

Abstract

In this article, the design and characterization of a 1200 V, 200 A rated printed circuit board (PCB) embedded silicon carbide (SiC) MOSFET half-bridge is being presented. The layout of the power module has been optimized to reduce the power loop inductance, achieving a 1.5 nH of power loop inductance. The dimensions of the fabricated module are 48 mm x 32 mm (L x B), with the thickness being 0.35 mm, leading to a reduction of 57% in footprint and a reduction of 95% in volume compared to commercially available half-bridge SiC MOSFET power modules of 1200 V, 200 A with the GM4 package.

Indian Institute of Technology Delhi (IN)
Affordable and clean energy
Openalex Percentile: Top 25%
Silicon Carbide Semiconductor Technologies
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Low Parasitic Loop Inductance Design and Characterization of a 1200 V, 200 A SiC MOSFET Half-Bridge PCB-embedded Power Module — Aditya Bhalotia, A. Chaudhary, et al. · (2025) | TGRS Research Map | TGRS