Investigation of ESD- and EOS-integrated protection devices featuring quick triggering, small snapback voltage and strong robustness

Abstract To address the delayed response and high latch-up risk in the dual-directional high-voltage silicon-controlled rectifier (DHSCR) and MOS-triggered DHSCR (MDHSCR), a novel BJT-triggered DHSCR (BDHSCR) structure is proposed and investigated in this paper. By incorporating assistant triggering paths, the design enables the orderly activation of electrostatic discharge (ESD) and electrical overstress (EOS) protections, thereby achieving highly efficient, integrated protection against both ESD and EOS events. By further verifying with TCAD simulations and comprehensive testing, the findings show that the designed BDHSCR demonstrates superior integration density and enhanced ESD/EOS protection capabilities. Compared to the conventional DHSCR and MDHSCR structures, the ESD protection performance of BDHSCR presents a higher failure current of 10.6 A, a smaller snapback voltage of 6.2 V, a higher holding voltage of 8.5 V, a faster turn-on speed of 7.8 ns, and a larger I PP of 2.8 A. The novel design of BDHSCR, featuring quick triggering, small snapback voltage and strong robustness, contributes to enhancing the stability and reliability of automotive-grade electronic systems.

Authors

Institutions

Publication Details

Journal
Semiconductor Science and Technology
Published
2025-08-19
DOI
https://doi.org/10.1088/1361-6641/adfd0c
Primary Topic
Electrostatic Discharge in Electronics
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Investigation of ESD- and EOS-integrated protection devices featuring quick triggering, small snapback voltage and strong robustness

Jun Sun, Moufu Kong, Shurong Dong, Juin J. Liou et al.
Semiconductor Science and Technology
Electrostatic Discharge in Electronics
article

Investigation of ESD- and EOS-integrated protection devices featuring quick triggering, small snapback voltage and strong robustness

Jun Sun, Moufu Kong, Shurong Dong, Juin J. Liou, Keman Ding, Jiaru Jia
article en

Abstract

Abstract To address the delayed response and high latch-up risk in the dual-directional high-voltage silicon-controlled rectifier (DHSCR) and MOS-triggered DHSCR (MDHSCR), a novel BJT-triggered DHSCR (BDHSCR) structure is proposed and investigated in this paper. By incorporating assistant triggering paths, the design enables the orderly activation of electrostatic discharge (ESD) and electrical overstress (EOS) protections, thereby achieving highly efficient, integrated protection against both ESD and EOS events. By further verifying with TCAD simulations and comprehensive testing, the findings show that the designed BDHSCR demonstrates superior integration density and enhanced ESD/EOS protection capabilities. Compared to the conventional DHSCR and MDHSCR structures, the ESD protection performance of BDHSCR presents a higher failure current of 10.6 A, a smaller snapback voltage of 6.2 V, a higher holding voltage of 8.5 V, a faster turn-on speed of 7.8 ns, and a larger I PP of 2.8 A. The novel design of BDHSCR, featuring quick triggering, small snapback voltage and strong robustness, contributes to enhancing the stability and reliability of automotive-grade electronic systems.

Semiconductor Science and TechnologyVol. 40(9)
University of Electronic Science and Technology of China (CN), North Minzu University (CN), Wuxi People's Hospital (CN), Zhejiang University (CN)
Openalex Percentile: Top 80%
Electrostatic Discharge in Electronics
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.