Removal of Si impurities from GaN regrowth interfaces using XeF2

We present a process to decrease the concentration of unintentional impurities incorporated at GaN regrowth interfaces in situ by combining both cycles of Ga adsorption and desorption (“Ga polishing”) and room temperature XeF2 exposure. Schottky diodes and MOS structures were fabricated on GaN grown on freestanding GaN (FS-GaN) layers with an intentional ambient exposure in the drift region for the purpose of CV depth profiling. These layers were then either immediately regrown on or treated with just Ga polishing, or a combination of Ga polishing and XeF2 exposure, to remove the O, C, and Si that were incorporated at the regrowth interface due to the ambient exposure. The layers that received both Ga polishing and XeF2 treatment showed a reduction in net donor sheet density (ND-NA), measured by CV, by nearly an order of magnitude (from ∼5 × 10−12 to ∼5 × 10−11 cm−2). SIMS analysis corroborates this charge reduction with a reduction in the Si sheet concentration at this interface. The results provide an in situ processing method for vertical GaN devices, including regrown p–n junctions, for reducing the concentration of unintentional impurities at regrowth interfaces.

Authors

Institutions

Publication Details

Journal
Applied Physics Letters
Published
2025-08-18
DOI
https://doi.org/10.1063/5.0282182
Citations
1
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
0.73

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Removal of Si impurities from GaN regrowth interfaces using XeF2

Zachary J. Biegler, James S. Speck, A.A. Allerman
1 citations
Applied Physics Letters
Semiconductor materials and devices
0.73
article

Removal of Si impurities from GaN regrowth interfaces using XeF2

Zachary J. Biegler, James S. Speck, A.A. Allerman
article en
1 citations

Abstract

We present a process to decrease the concentration of unintentional impurities incorporated at GaN regrowth interfaces in situ by combining both cycles of Ga adsorption and desorption (“Ga polishing”) and room temperature XeF2 exposure. Schottky diodes and MOS structures were fabricated on GaN grown on freestanding GaN (FS-GaN) layers with an intentional ambient exposure in the drift region for the purpose of CV depth profiling. These layers were then either immediately regrown on or treated with just Ga polishing, or a combination of Ga polishing and XeF2 exposure, to remove the O, C, and Si that were incorporated at the regrowth interface due to the ambient exposure. The layers that received both Ga polishing and XeF2 treatment showed a reduction in net donor sheet density (ND-NA), measured by CV, by nearly an order of magnitude (from ∼5 × 10−12 to ∼5 × 10−11 cm−2). SIMS analysis corroborates this charge reduction with a reduction in the Si sheet concentration at this interface. The results provide an in situ processing method for vertical GaN devices, including regrown p–n junctions, for reducing the concentration of unintentional impurities at regrowth interfaces.

Applied Physics LettersVol. 127(7)
University of California, Santa Barbara (US), Sandia National Laboratories (US)
Advanced Research Projects Agency - Energy
Openalex Percentile: Top 25%
Semiconductor materials and devices
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.