Custom Hardware Architecture for FPGA-Based Gated Recurrent Unit

The recurrent neural network is a two-way artificial neural network (ANN). It has its own sets of applications and variants, namely, Gated Recurrent Unit (GRU) and Long Short Term Memory (LSTM). GRUs are simpler to implement compared to LSTM, being much simpler but having a capacity to model the sequential data. This reduces computational complexity and resources, making it less complicated to implement on hardware compared to the LSTM. In this paper, we propose a new GRU architecture implemented on OEM Zynq-7000 Soc XC7Z020 FPGA (field-programmable gate array) by making use of hardware re-use strategy and parallelizing computations by reducing the hardware requirements that are presented. The network achieves better speed and performance compared to the software model. We built the architecture for different network sizes and has been validated on breast cancer data set from the University of California, Irvine, Machine Learning Repository. Since validation is done on the aforementioned dataset, our neural network is application-specific for detecting breast cancer.

Authors

Institutions

Publication Details

Published
2025-05-23
DOI
https://doi.org/10.1109/icccas65806.2025.11102499
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Custom Hardware Architecture for FPGA-Based Gated Recurrent Unit

S D Yashwanth, K Anuros Thomas, Sinchana Gowda, Khan Rizwan
Embedded Systems Design Techniques
article

Custom Hardware Architecture for FPGA-Based Gated Recurrent Unit

S D Yashwanth, K Anuros Thomas, Sinchana Gowda, Khan Rizwan
article en

Abstract

The recurrent neural network is a two-way artificial neural network (ANN). It has its own sets of applications and variants, namely, Gated Recurrent Unit (GRU) and Long Short Term Memory (LSTM). GRUs are simpler to implement compared to LSTM, being much simpler but having a capacity to model the sequential data. This reduces computational complexity and resources, making it less complicated to implement on hardware compared to the LSTM. In this paper, we propose a new GRU architecture implemented on OEM Zynq-7000 Soc XC7Z020 FPGA (field-programmable gate array) by making use of hardware re-use strategy and parallelizing computations by reducing the hardware requirements that are presented. The network achieves better speed and performance compared to the software model. We built the architecture for different network sizes and has been validated on breast cancer data set from the University of California, Irvine, Machine Learning Repository. Since validation is done on the aforementioned dataset, our neural network is application-specific for detecting breast cancer.

PES University (IN)
Affordable and clean energy
Openalex Percentile: Top 78%
Embedded Systems Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.