Interface-Driven Performance and Thermal Effects in Dual-Gated ITO Transistors

Amorphous oxide semiconductors like indium tin oxide (ITO) are promising for field-effect transistors (FETs) with high drive currents and low off-state currents [1–5], enabling back-end-of-line ($\leq 500^{\circ} \mathrm{C}$) [6] integration due to their ability to be deposited at low temperatures on a large scale [1–5, 7, 8]. However, fabricating nanoscale ITO transistors with dual gate control remains challenging, as the device performance is highly susceptible to the interfaces with the top-gate dielectric and the metal contacts [9]. While we have previously demonstrated dual-gated ITO transistors with high current [10], the physical mechanisms behind degradation at short ($\lt 100 \mathrm{~nm}$) channel lengths were not explored. Moreover, the thermal implications of high drive currents in oxide transistors also remain unknown. Here, we address these research gaps to provide physical insights and highlight key parameters for future designs.

Authors

Institutions

Publication Details

Published
2025-06-22
DOI
https://doi.org/10.1109/drc66027.2025.11105726
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Interface-Driven Performance and Thermal Effects in Dual-Gated ITO Transistors

Sumaiya Wahid, Arun Majumdar, Mahnaz Islam, Eric Pop et al.
Advancements in Semiconductor Devices and Circuit Design
article

Interface-Driven Performance and Thermal Effects in Dual-Gated ITO Transistors

Sumaiya Wahid, Arun Majumdar, Mahnaz Islam, Eric Pop, Suhas Kumar, Timothy D. Brown, Robert K. A. Bennett, Çağıl Köroğlu, Joel Martis, Christopher J. Perez, Kun Xu
article en

Abstract

Amorphous oxide semiconductors like indium tin oxide (ITO) are promising for field-effect transistors (FETs) with high drive currents and low off-state currents [1–5], enabling back-end-of-line ($\leq 500^{\circ} \mathrm{C}$) [6] integration due to their ability to be deposited at low temperatures on a large scale [1–5, 7, 8]. However, fabricating nanoscale ITO transistors with dual gate control remains challenging, as the device performance is highly susceptible to the interfaces with the top-gate dielectric and the metal contacts [9]. While we have previously demonstrated dual-gated ITO transistors with high current [10], the physical mechanisms behind degradation at short ($\lt 100 \mathrm{~nm}$) channel lengths were not explored. Moreover, the thermal implications of high drive currents in oxide transistors also remain unknown. Here, we address these research gaps to provide physical insights and highlight key parameters for future designs.

Sandia National Laboratories (US)
Affordable and clean energy
Openalex Percentile: Top 81%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.