High-Speed Direct-Digital Frequency Synthesizer Architecture Using RFDACs

To address the urgent demand for high-purity spectral signals in broadband high-speed communication systems, a high-speed direct digital synthesizer (DDS) based on RFDAC is proposed. This design aims to overcome the limitations of traditional DDS systems, such as low output frequency and random spurious signals, which significantly degrade spectral purity. The proposed frequency synthesizer adopts a parallel multi-phase processing DDS architecture and integrates a JESD204C interface to enable high-speed operation. Additionally, an adaptive spurious cancellation module is designed to generate a signal with identical frequency and amplitude but opposite phase to the spurious signals, effectively suppressing them. Test results demonstrate that the proposed high-speed DDS can achieve an output frequency of up to 5 GHz with a spurious suppression capability exceeding 20dB.

Authors

Institutions

Publication Details

Published
2025-05-17
DOI
https://doi.org/10.1109/icet64964.2025.11102833
Primary Topic
Advancements in PLL and VCO Technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

High-Speed Direct-Digital Frequency Synthesizer Architecture Using RFDACs

Rui Cao, J. Zhang, Fang Qiu, Renhua Deng et al.
Advancements in PLL and VCO Technologies
article

High-Speed Direct-Digital Frequency Synthesizer Architecture Using RFDACs

Rui Cao, J. Zhang, Fang Qiu, Renhua Deng, Guangming Wang, Wei Liu, Wenguang Li, Lamin Zhan, Qiong Wu
article en

Abstract

To address the urgent demand for high-purity spectral signals in broadband high-speed communication systems, a high-speed direct digital synthesizer (DDS) based on RFDAC is proposed. This design aims to overcome the limitations of traditional DDS systems, such as low output frequency and random spurious signals, which significantly degrade spectral purity. The proposed frequency synthesizer adopts a parallel multi-phase processing DDS architecture and integrates a JESD204C interface to enable high-speed operation. Additionally, an adaptive spurious cancellation module is designed to generate a signal with identical frequency and amplitude but opposite phase to the spurious signals, effectively suppressing them. Test results demonstrate that the proposed high-speed DDS can achieve an output frequency of up to 5 GHz with a spurious suppression capability exceeding 20dB.

Southwestern University of Finance and Economics (CN), Wuhan College (CN)
Affordable and clean energy
Openalex Percentile: Top 81%
Advancements in PLL and VCO Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.