High-Speed Signal Simulation and Optimization Based on DDR5

The continuous development of information technology has ushered in a period of high-speed development of the memory market, with the continuous improvement of CPU performance, people's requirements for memory have gradually risen. On the basis of the first generation SDRAM, DDR SDRAM was gradually upgraded and developed. Although DDR5 has advantages that DDR4 cannot match, the transmission rate of DDR5 has become faster and the bandwidth has been increased, which makes the problem of high-speed signal integrity difficult to solve. Based on the DDR5 protocol, this paper builds a model of microstrip line, stripline and via, and investigates the signal integrity of DDR5 by changing different length and dielectric constants of transmission line, length of via stub, and number of layer change, which provides a reference to the application of DDR5 in the field of microelectronics.

Authors

Institutions

Publication Details

Published
2025-05-17
DOI
https://doi.org/10.1109/icet64964.2025.11103147
Primary Topic
Embedded Systems and FPGA Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

High-Speed Signal Simulation and Optimization Based on DDR5

Xiaofeng Zou, Yongzheng Zhan, Lu Zhang, Yang Li et al.
Embedded Systems and FPGA Design
article

High-Speed Signal Simulation and Optimization Based on DDR5

Xiaofeng Zou, Yongzheng Zhan, Lu Zhang, Yang Li, Hongyang Wei, Tuo Li, Menglong Wang, Zhenlei Zhang, Qing Zhang
article en

Abstract

The continuous development of information technology has ushered in a period of high-speed development of the memory market, with the continuous improvement of CPU performance, people's requirements for memory have gradually risen. On the basis of the first generation SDRAM, DDR SDRAM was gradually upgraded and developed. Although DDR5 has advantages that DDR4 cannot match, the transmission rate of DDR5 has become faster and the bandwidth has been increased, which makes the problem of high-speed signal integrity difficult to solve. Based on the DDR5 protocol, this paper builds a model of microstrip line, stripline and via, and investigates the signal integrity of DDR5 by changing different length and dielectric constants of transmission line, length of via stub, and number of layer change, which provides a reference to the application of DDR5 in the field of microelectronics.

Shandong University (CN), Cloud Computing Center (CN)
Affordable and clean energy
Openalex Percentile: Top 76%
Embedded Systems and FPGA Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

High-Speed Signal Simulation and Optimization Based on DDR5 — Xiaofeng Zou, Yongzheng Zhan, et al. · (2025) | TGRS Research Map | TGRS