A Large Language Model-based Multi-Agent Framework for Analog Circuits’ Sizing Relationships Extraction

In the design process of the analog circuit pre-layout phase, device sizing is an important step in determining whether an analog circuit can meet the required performance metrics. Many existing techniques extract the circuit sizing task as a mathematical optimization problem to solve and continuously improve the optimization efficiency from a mathematical perspective. But they ignore the automatic introduction of prior knowledge, fail to achieve effective pruning of the search space, which thereby leads to a considerable compression margin remaining in the search space. To alleviate this problem, we propose a large language model (LLM)-based multi-agent framework for analog circuits’ sizing relationships extraction from academic papers. The search space in the sizing process can be effectively pruned based on the sizing relationship extracted by this framework. Eventually, we conducted tests on 3 types of circuits, and the optimization efficiency was improved by 2.32~26×. work demonstrates that the LLM can effectively prune the search space for analog circuit sizing, providing a new solution for the combination of LLMs and conventional analog circuit design automation methods.

Authors

Institutions

Publication Details

Published
2025-05-09
DOI
https://doi.org/10.1109/iseda65950.2025.11101698
Citations
2
Primary Topic
VLSI and FPGA Design Techniques
Type
article
Field-Weighted Citation Impact
1.46
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Large Language Model-based Multi-Agent Framework for Analog Circuits’ Sizing Relationships Extraction

Chengjie Liu, Jun Yang, Yuan Du, Wei-Yu Chen et al.
2 citations
VLSI and FPGA Design Techniques
1.46
article

A Large Language Model-based Multi-Agent Framework for Analog Circuits’ Sizing Relationships Extraction

Chengjie Liu, Jun Yang, Yuan Du, Wei-Yu Chen, Li Du, Huiyao Xu
article en
2 citations

Abstract

In the design process of the analog circuit pre-layout phase, device sizing is an important step in determining whether an analog circuit can meet the required performance metrics. Many existing techniques extract the circuit sizing task as a mathematical optimization problem to solve and continuously improve the optimization efficiency from a mathematical perspective. But they ignore the automatic introduction of prior knowledge, fail to achieve effective pruning of the search space, which thereby leads to a considerable compression margin remaining in the search space. To alleviate this problem, we propose a large language model (LLM)-based multi-agent framework for analog circuits’ sizing relationships extraction from academic papers. The search space in the sizing process can be effectively pruned based on the sizing relationship extracted by this framework. Eventually, we conducted tests on 3 types of circuits, and the optimization efficiency was improved by 2.32~26×. work demonstrates that the LLM can effectively prune the search space for analog circuit sizing, providing a new solution for the combination of LLMs and conventional analog circuit design automation methods.

Southeast University (CN), Nanjing University (CN)
Openalex Percentile: Top 16%
VLSI and FPGA Design Techniques
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Large Language Model-based Multi-Agent Framework for Analog Circuits’ Sizing Relationships Extraction — Chengjie Liu, Jun Yang, et al. · (2025) | TGRS Research Map | TGRS