IncreDFlip: Incremental Dataflow-Driven Macro Flipping for Efficient Macro Placement Refinement
Macro flipping is a simple yet effective action for improving wirelength and timing during chip floorplanning. However, in modern macro or mixed-size placers, flipping is often just one tool among many in a broad toolkit aimed at optimizing wirelength within certain thresholds. This approach has created an expansive search space due to the growing number of macros, leading to less-than-ideal macro placement outcomes because the significance of macro flipping is frequently underestimated. In this paper, we highlight the importance of incremental macro flipping and introduce IncreDFlip, a methodology that leverages dataflow information to narrow the search space and utilizes dataflow decomposition from the synthesized netlist to guide flipping decisions. Drawing inspiration from human floorplanning strategies, we further propose fine-tuning techniques to enhance dataflow-driven flipping actions. The combined approach achieves an average improvement of 4.87% in total routed wirelength compared to non-flipped macro placement results, outperforming flipping actions in state-of-the-art macro and mixed-size placers, including DREAMPlace 4.1 [1], AutoDMP [2], and a commercial tool by 5.03%, 4.48%, and 2.06%, respectively. Additionally, it offers a 4.30% improvement in routed wirelength over the flipping-aware dataflow-driven placer, Hier-Rtlmp [3]. Furthermore, our method delivers an average improvement of 14.00% in worst negative slack (WNS) and 32.48% in total negative slack (TNS) after routing, along with a 43.59% reduction in runtime compared to Hier-Rtlmp.
Authors
- Xinfei Guo (ORCID: https://orcid.org/0000-0002-2374-3953)
- Xiaotian Zhao (ORCID: https://orcid.org/0000-0002-5604-8957)
- Zixuan Li (ORCID: https://orcid.org/0009-0000-9617-3982)
- Jiayin Chen (ORCID: https://orcid.org/0009-0008-3256-3226)
- Yichen Cai (ORCID: https://orcid.org/0000-0002-6186-5601)
Institutions
- Shanghai Jiao Tong University (CN)
Publication Details
- Published
- 2025-05-09
- DOI
- https://doi.org/10.1109/iseda65950.2025.11100996
- Primary Topic
- Parallel Computing and Optimization Techniques
- Type
- article
- Field-Weighted Citation Impact
- 0.00
Funders
- National Science and Technology Major Project