A Low-cost DAC Chip Function and Performance Testing Scheme

In view of the high cost of mixed signal test system and the inability of board level test to implement the performance test of DAC chips, this paper proposes a low-cost functional and performance test scheme for DAC chips. The scheme proposed in this paper realizes the measurement of DAC output voltage through the auxiliary board with ARM chip as the core component, and realizes the automatic test by communicating with ATE's industrial computer. Through the design of additional test vectors, the precise matching of input and output data under the condition of clock free synchronization is realized, which ensures the accuracy of parameter calculation. Finally, the scheme proposed in this paper is verified through experiments, and the experimental results verify the feasibility of the scheme.

Authors

Publication Details

Published
2025-05-23
DOI
https://doi.org/10.1109/ecie65947.2025.11086637
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Low-cost DAC Chip Function and Performance Testing Scheme

Y. Liu, Luhui Wang, Hong Shun Hao, Kunpeng Ren et al.
VLSI and Analog Circuit Testing
article

A Low-cost DAC Chip Function and Performance Testing Scheme

Y. Liu, Luhui Wang, Hong Shun Hao, Kunpeng Ren, Kunfang Wang, Yueyang Yu
article en

Abstract

In view of the high cost of mixed signal test system and the inability of board level test to implement the performance test of DAC chips, this paper proposes a low-cost functional and performance test scheme for DAC chips. The scheme proposed in this paper realizes the measurement of DAC output voltage through the auxiliary board with ARM chip as the core component, and realizes the automatic test by communicating with ATE's industrial computer. Through the design of additional test vectors, the precise matching of input and output data under the condition of clock free synchronization is realized, which ensures the accuracy of parameter calculation. Finally, the scheme proposed in this paper is verified through experiments, and the experimental results verify the feasibility of the scheme.

Openalex Percentile: Top 79%
VLSI and Analog Circuit Testing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Low-cost DAC Chip Function and Performance Testing Scheme — Y. Liu, Luhui Wang, et al. · (2025) | TGRS Research Map | TGRS