FPGA-BASED SMART TUNNEL ADVERTISING SYSTEM WITH ULTRASONIC PERSON DETECTION

This paper introduces a pioneering FPGA-based automated tunnel advertising system that leverages ultrasonic person detection to activate high-definition LCD displays, revolutionizing energy-efficient advertising in transit environments like subways and vehicular tunnels.The system integrates an HC-SR04 ultrasonic sen-sor for precise human presence detection within a 2-400 cm range, an Edge Artix-7 FPGA for high-speed signal processing, and a 16x2 LCD to display alphanumeric advertisements.Implemented using Verilog HDL on the Xilinx Vivado platform, the system employs a finite state machine (FSM) to manage sensor triggers, dis-tance calculations, and display activation, achieving a 12-microsecond trigger pulse and a 25 ms timeout for robust detection.An LED indicator signals detection events,

Authors

Publication Details

Published
2025-08-04
DOI
https://doi.org/10.34218/ijvd_02_02_001
Primary Topic
IoT and GPS-based Vehicle Safety Systems
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

FPGA-BASED SMART TUNNEL ADVERTISING SYSTEM WITH ULTRASONIC PERSON DETECTION

Tejeswara Rao P, G. Lakshmi Bhavani, Bommisetty Ramya Sri, Tummapudi Sai Subhiksha Krishnaveni
IoT and GPS-based Vehicle Safety Systems
article

FPGA-BASED SMART TUNNEL ADVERTISING SYSTEM WITH ULTRASONIC PERSON DETECTION

Tejeswara Rao P, G. Lakshmi Bhavani, Bommisetty Ramya Sri, Tummapudi Sai Subhiksha Krishnaveni
article en

Abstract

This paper introduces a pioneering FPGA-based automated tunnel advertising system that leverages ultrasonic person detection to activate high-definition LCD displays, revolutionizing energy-efficient advertising in transit environments like subways and vehicular tunnels.The system integrates an HC-SR04 ultrasonic sen-sor for precise human presence detection within a 2-400 cm range, an Edge Artix-7 FPGA for high-speed signal processing, and a 16x2 LCD to display alphanumeric advertisements.Implemented using Verilog HDL on the Xilinx Vivado platform, the system employs a finite state machine (FSM) to manage sensor triggers, dis-tance calculations, and display activation, achieving a 12-microsecond trigger pulse and a 25 ms timeout for robust detection.An LED indicator signals detection events,

Vol. 2(2)
Openalex Percentile: Top 81%
IoT and GPS-based Vehicle Safety Systems
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.