Low Latency Direction of Arrival Estimation on FPGA for Multi-Source Scenarios

This paper demonstrates the implementation of algorithms of direction of arrival (DOA) estimation, these algorithms are depending on LDL and Cholesky decomposition through LabView. The estimation algorithms are implemented to run on a FPGA as well as on PC that will run for the multiple sources in the far field regions of a uniform linear array (ULA). This paper done with the help of NI my RIO software; FPGA platform of SDR is primarily used for testing proposed algorithms. Performance of algorithms proposed is proved through LabVIEW simulation and hardware real-time experiments results. In particular, the proposed algorithms become clearer in their efficiency as they are implemented on LabVIEW software. The approach combined high speed signal processing techniques to achieve real time performance. FPGA resource utilisation and power constraints requires efficient memory. In addition to the performance with QR decomposition-based DOA algorithms and it provides desired accuracy, computation rate.

Authors

Publication Details

Published
2025-06-17
DOI
https://doi.org/10.1109/icicv64824.2025.11085811
Primary Topic
Radar Systems and Signal Processing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Low Latency Direction of Arrival Estimation on FPGA for Multi-Source Scenarios

M Surya, G. Prasanna Kumar, K Vinay, K Manikanta et al.
Radar Systems and Signal Processing
article

Low Latency Direction of Arrival Estimation on FPGA for Multi-Source Scenarios

M Surya, G. Prasanna Kumar, K Vinay, K Manikanta, M. Bhanu sri, M Mujafar
article en

Abstract

This paper demonstrates the implementation of algorithms of direction of arrival (DOA) estimation, these algorithms are depending on LDL and Cholesky decomposition through LabView. The estimation algorithms are implemented to run on a FPGA as well as on PC that will run for the multiple sources in the far field regions of a uniform linear array (ULA). This paper done with the help of NI my RIO software; FPGA platform of SDR is primarily used for testing proposed algorithms. Performance of algorithms proposed is proved through LabVIEW simulation and hardware real-time experiments results. In particular, the proposed algorithms become clearer in their efficiency as they are implemented on LabVIEW software. The approach combined high speed signal processing techniques to achieve real time performance. FPGA resource utilisation and power constraints requires efficient memory. In addition to the performance with QR decomposition-based DOA algorithms and it provides desired accuracy, computation rate.

Openalex Percentile: Top 75%
Radar Systems and Signal Processing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Low Latency Direction of Arrival Estimation on FPGA for Multi-Source Scenarios — M Surya, G. Prasanna Kumar, et al. · (2025) | TGRS Research Map | TGRS