A 15-50 GHz LNA With 2.4 dB NF and 25.4±1.4 dB Gain In 0.15 um GaAs pHEMT Process

A four-stage ultra-wideband $15-50 \mathrm{GHz}$ LNA in 0.15 um GaAs pHEMT process is presented in this paper. A RLC feedback with a virtual ground capacitance (RLC&VGC) topology used in current-reuse structure is proposed, which enables flexible adjustment of both low- and high-frequency gain. Moreover, a RC parallel circuit and LR series circuit are exploited to improve gain flatness. Several bandwidth extension techniques are employed to expand the bandwidth up to 50 GHz. A prototype of a four-stage common-source (CS) LNA with the proposed techniques is designed and fabricated in a 0.15 um GaAs pHEMT process. Measurement results show a noise figure (NF) of 2.4 dB, a gain exceed 24 dB with the gain flatness of ±1.4 dB. Due to the utilization of the self-biasing technology, the chip consumes a DC power of 168 mW with a single DC supply of +4 V. The amplifier achieves good linearity, with an output 1 dB compression point ($\mathrm{OP}_{1 \mathrm{~dB}}$) of 13.4 dBm and a third-order intercept point (OIP3) of $\mathbf{2 3} \mathbf{~ d B m}$.

Authors

Institutions

Publication Details

Published
2025-06-15
DOI
https://doi.org/10.1109/rfic61188.2025.11082802
Primary Topic
Radio Frequency Integrated Circuit Design
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A 15-50 GHz LNA With 2.4 dB NF and 25.4±1.4 dB Gain In 0.15 um GaAs pHEMT Process

Shiwei Hu, Neng-Yuan Zhong, Chenhao Gao, Xiang Wang et al.
Radio Frequency Integrated Circuit Design
article

A 15-50 GHz LNA With 2.4 dB NF and 25.4±1.4 dB Gain In 0.15 um GaAs pHEMT Process

Shiwei Hu, Neng-Yuan Zhong, Chenhao Gao, Xiang Wang, Yanjie Wang, Yao Li
article en

Abstract

A four-stage ultra-wideband $15-50 \mathrm{GHz}$ LNA in 0.15 um GaAs pHEMT process is presented in this paper. A RLC feedback with a virtual ground capacitance (RLC&VGC) topology used in current-reuse structure is proposed, which enables flexible adjustment of both low- and high-frequency gain. Moreover, a RC parallel circuit and LR series circuit are exploited to improve gain flatness. Several bandwidth extension techniques are employed to expand the bandwidth up to 50 GHz. A prototype of a four-stage common-source (CS) LNA with the proposed techniques is designed and fabricated in a 0.15 um GaAs pHEMT process. Measurement results show a noise figure (NF) of 2.4 dB, a gain exceed 24 dB with the gain flatness of ±1.4 dB. Due to the utilization of the self-biasing technology, the chip consumes a DC power of 168 mW with a single DC supply of +4 V. The amplifier achieves good linearity, with an output 1 dB compression point ($\mathrm{OP}_{1 \mathrm{~dB}}$) of 13.4 dBm and a third-order intercept point (OIP3) of $\mathbf{2 3} \mathbf{~ d B m}$.

Nanjing University of Science and Technology (CN), South China University of Technology (CN)
National Natural Science Foundation of China, Fundamental Research Funds for the Central Universities
Affordable and clean energy
Openalex Percentile: Top 84%
Radio Frequency Integrated Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A 15-50 GHz LNA With 2.4 dB NF and 25.4±1.4 dB Gain In 0.15 um GaAs pHEMT Process — Shiwei Hu, Neng-Yuan Zhong, et al. · (2025) | TGRS Research Map | TGRS