Transistor-Level A2 Trojan Anomaly Detection Method

As the complexity of integrated circuit (IC) design continues to increase and manufacturing becomes more globalized, IC engineers are increasingly relying on third-party intellectual property (IP) cores to reduce costs and accelerate development. However, this trend has also introduced significant security risks, particularly the threat of hardware Trojans. While numerous hardware Trojan detection methods have been developed, most are focused on the digital domain, with relatively little research dedicated to the analog domain. To bridge this gap, this paper presents a novel detection method for A2 Trojans in the analog domain, specifically targeting transistor-level detection. Our approach employs the Isolation Forest algorithm to analyze the transistor-level netlist of the IP core and detect anomalous transistors. These detected anomalies are then expanded into a graph structure based on the relationships between transistors, followed by the application of the VF2 graph matching algorithm to identify potential A2 Trojan structures. This method effectively overcomes the limitations of existing detection techniques in the analog domain, enhancing both the comprehensiveness and accuracy of hardware Trojan detection.

Authors

Institutions

Publication Details

Published
2025-05-23
DOI
https://doi.org/10.1109/eeiss65394.2025.11086025
Primary Topic
Integrated Circuits and Semiconductor Failure Analysis
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Transistor-Level A2 Trojan Anomaly Detection Method

Jialong Song, Jiubin Tan, Yang Zhang, Jianming Zhang et al.
Integrated Circuits and Semiconductor Failure Analysis
article

Transistor-Level A2 Trojan Anomaly Detection Method

Jialong Song, Jiubin Tan, Yang Zhang, Jianming Zhang, Jiayu He, Xing Hu
article en

Abstract

As the complexity of integrated circuit (IC) design continues to increase and manufacturing becomes more globalized, IC engineers are increasingly relying on third-party intellectual property (IP) cores to reduce costs and accelerate development. However, this trend has also introduced significant security risks, particularly the threat of hardware Trojans. While numerous hardware Trojan detection methods have been developed, most are focused on the digital domain, with relatively little research dedicated to the analog domain. To bridge this gap, this paper presents a novel detection method for A2 Trojans in the analog domain, specifically targeting transistor-level detection. Our approach employs the Isolation Forest algorithm to analyze the transistor-level netlist of the IP core and detect anomalous transistors. These detected anomalies are then expanded into a graph structure based on the relationships between transistors, followed by the application of the VF2 graph matching algorithm to identify potential A2 Trojan structures. This method effectively overcomes the limitations of existing detection techniques in the analog domain, enhancing both the comprehensiveness and accuracy of hardware Trojan detection.

National University of Defense Technology (CN), Xiamen Institute of Building Research Group (CN), Changsha University of Science and Technology (CN)
Openalex Percentile: Top 84%
Integrated Circuits and Semiconductor Failure Analysis
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Transistor-Level A2 Trojan Anomaly Detection Method — Jialong Song, Jiubin Tan, et al. · (2025) | TGRS Research Map | TGRS