Performance Characterizations and Usage Guidelines of Samsung CMM-H

This article presents the first publicly available study for comprehensive characterizations of an FPGA-based Samsung’s CXL Memory Module Hybrid (CMM-H) prototype. It leverages emerging CXL technology to enable high-speed and cacheline-granular communication between CPUs and NAND flash, offering three-fold benefits: byte-addressability, scalable capacity, and persistence at a low cost. Samsung’s CMM-H delivers these benefits through a hardware-only solution, i.e., it does not incur any OS/IO overheads like conventional block devices. In particular, CMM-H integrates a DRAM cache with NAND flash in a single device to deliver near-DRAM latency. Through this study, we address users’ concerns about whether a wide variety of applications can successfully run on a memory device backed by NAND flash medium. Additionally, based on these characterizations, we provide key insights into how to best take advantage of the CMM-H device.

Authors

Institutions

Publication Details

Journal
IEEE Micro
Published
2025-07-24
DOI
https://doi.org/10.1109/mm.2025.3591577
Citations
3
Primary Topic
Engineering Applied Research
Type
article
Field-Weighted Citation Impact
2.86
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Performance Characterizations and Usage Guidelines of Samsung CMM-H

Marie Nguyen, Rekha Pitchumani, Amir Beygi, Jianping Zeng et al.
3 citations
IEEE Micro
Engineering Applied Research
2.86
article

Performance Characterizations and Usage Guidelines of Samsung CMM-H

Marie Nguyen, Rekha Pitchumani, Amir Beygi, Jianping Zeng, Shuyi Pei, Xuebin Yao, Tong Zhang, Da Zhang, Y. Zhou, Zongwang Li, Changhee Jung, Ramdas Kachare, Yang Soek Ki
article en
3 citations

Abstract

This article presents the first publicly available study for comprehensive characterizations of an FPGA-based Samsung’s CXL Memory Module Hybrid (CMM-H) prototype. It leverages emerging CXL technology to enable high-speed and cacheline-granular communication between CPUs and NAND flash, offering three-fold benefits: byte-addressability, scalable capacity, and persistence at a low cost. Samsung’s CMM-H delivers these benefits through a hardware-only solution, i.e., it does not incur any OS/IO overheads like conventional block devices. In particular, CMM-H integrates a DRAM cache with NAND flash in a single device to deliver near-DRAM latency. Through this study, we address users’ concerns about whether a wide variety of applications can successfully run on a memory device backed by NAND flash medium. Additionally, based on these characterizations, we provide key insights into how to best take advantage of the CMM-H device.

IEEE MicroVol. 45(5)
Purdue University West Lafayette (US), Samsung (United States) (US)
Affordable and clean energy
Openalex Percentile: Top 10%
Engineering Applied Research
2.86
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Performance Characterizations and Usage Guidelines of Samsung CMM-H — Marie Nguyen, Rekha Pitchumani, et al. · IEEE Micro (2025) | TGRS Research Map | TGRS