Edge Computing Application-Specific Integrated Circuit With Two Serial Communication Protocols and a Backpropagation Neural Network

This study developed an edge computing application-specific integrated circuit (ASIC) with two serial communication protocols, adjustable weights, and a backpropagation neural network (BPNN) for edge computing. The serial peripheral interface and I2C serial communication protocols are used in the developed ASIC to ensure its communication reliability. Moreover, adjustable weights are employed to achieve high edge computing performance and minimize the computational load. An Arduino development board captures sensing data and sends them to the designed ASIC through the I2C communication protocol. A 25LC640 EEPROM memory microchip is mounted externally on the ASIC and stores the BPNN model, training data, and adjustable weights. The BPNN model is constructed using the inverse transfer algorithm, and this model’s training process is optimized by employing the stochastic gradient descent method. This approach not only ensures a high learning rate but also leads to relatively few iterations. Once the training procedure is complete, the obtained weights are stored in the EEPROM. Moreover, the BPNN model can be trained on a computer or other external device and then loaded into the plug-in EEPROM directly. This design not only enhances the tunability of the model but also facilitates migration and application of the learning results among devices. The designed ASIC was fabricated through the 90-nm cell-based complementary metal–oxide–semiconductor process of Taiwan Semiconductor Manufacturing Company. According to the simulation results, the proposed ASIC has a gate count of 85 526, a chip area of 0.896 × 0.896 mm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>, and power consumption of 0.7459 mW at a voltage of 1.0 V and frequency of 20 MHz.

Authors

Institutions

Publication Details

Journal
IEEE Access
Published
2025-01-01
DOI
https://doi.org/10.1109/access.2025.3592315
Citations
1
Primary Topic
Neural Networks and Applications
Type
article
Field-Weighted Citation Impact
2.48

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Edge Computing Application-Specific Integrated Circuit With Two Serial Communication Protocols and a Backpropagation Neural Network

Y.-T. Lai, Guo‐Ming Sung, Peter Chen, Sachin D. Kohale
1 citations
IEEE Access
Neural Networks and Applications
2.48
article

Edge Computing Application-Specific Integrated Circuit With Two Serial Communication Protocols and a Backpropagation Neural Network

Y.-T. Lai, Guo‐Ming Sung, Peter Chen, Sachin D. Kohale
article en
1 citations

Abstract

This study developed an edge computing application-specific integrated circuit (ASIC) with two serial communication protocols, adjustable weights, and a backpropagation neural network (BPNN) for edge computing. The serial peripheral interface and I2C serial communication protocols are used in the developed ASIC to ensure its communication reliability. Moreover, adjustable weights are employed to achieve high edge computing performance and minimize the computational load. An Arduino development board captures sensing data and sends them to the designed ASIC through the I2C communication protocol. A 25LC640 EEPROM memory microchip is mounted externally on the ASIC and stores the BPNN model, training data, and adjustable weights. The BPNN model is constructed using the inverse transfer algorithm, and this model’s training process is optimized by employing the stochastic gradient descent method. This approach not only ensures a high learning rate but also leads to relatively few iterations. Once the training procedure is complete, the obtained weights are stored in the EEPROM. Moreover, the BPNN model can be trained on a computer or other external device and then loaded into the plug-in EEPROM directly. This design not only enhances the tunability of the model but also facilitates migration and application of the learning results among devices. The designed ASIC was fabricated through the 90-nm cell-based complementary metal–oxide–semiconductor process of Taiwan Semiconductor Manufacturing Company. According to the simulation results, the proposed ASIC has a gate count of 85 526, a chip area of 0.896 × 0.896 mm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>, and power consumption of 0.7459 mW at a voltage of 1.0 V and frequency of 20 MHz.

IEEE AccessVol. 13
National Taipei University of Technology (TW), Lunghwa University of Science and Technology (TW)
National Science and Technology Council
Openalex Percentile: Top 9%
Neural Networks and Applications
2.48
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.