A p-GaN HEMT Voltage Reference With High Line Sensitivity and Power Supply Rejection Ratio

A monolithically integrated voltage reference based on p-GaN HEMT technology is demonstrated in this work. The proposed two-stage structure can improve the stability of the generated reference voltage over a wide range of the supply voltage and temperature. The static and dynamic performance was measured at various temperatures. Experimental results indicate that the output voltage is stable at 1.3 V when the supply voltage rises from 2.8 V to 40 V, with a line sensitivity of 0.035 %/V at room temperature. When the measurement temperature increases to 250 ∘C, the generated reference voltage slightly decreases to 1.25 V with a temperature coefficient of -22.1 ppm/∘C. The power supply rejection ratio of this work is competitive, as the power supply rejection ratio changes from -46.64 dB to -56.2 dB, in which the noise frequency varies from 10 Hz to 5 MHz. The voltage variation of the generated reference voltage is relatively small when the frequency exceeds 5 MHz. The results show that the proposed work is particularly suitable for all-GaN monolithic integration circuits that require thermally stable bias voltages with high immunity to the supply voltage variation.

Authors

Institutions

Publication Details

Journal
IEEE Journal of the Electron Devices Society
Published
2025-01-01
DOI
https://doi.org/10.1109/jeds.2025.3588210
Citations
1
Primary Topic
GaN-based semiconductor devices and materials
Type
article
Field-Weighted Citation Impact
1.26
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A p-GaN HEMT Voltage Reference With High Line Sensitivity and Power Supply Rejection Ratio

Miao Cui, K. K. Zhao, Fei Xue, Harm van Zalinge et al.
1 citations
IEEE Journal of the Electron Devices Society
GaN-based semiconductor devices and materials
1.26
article

A p-GaN HEMT Voltage Reference With High Line Sensitivity and Power Supply Rejection Ratio

Miao Cui, K. K. Zhao, Fei Xue, Harm van Zalinge, Pingyu Cao, Yihao Xu, Sang Lam, Ping Zhang
article en
1 citations

Abstract

A monolithically integrated voltage reference based on p-GaN HEMT technology is demonstrated in this work. The proposed two-stage structure can improve the stability of the generated reference voltage over a wide range of the supply voltage and temperature. The static and dynamic performance was measured at various temperatures. Experimental results indicate that the output voltage is stable at 1.3 V when the supply voltage rises from 2.8 V to 40 V, with a line sensitivity of 0.035 %/V at room temperature. When the measurement temperature increases to 250 ∘C, the generated reference voltage slightly decreases to 1.25 V with a temperature coefficient of -22.1 ppm/∘C. The power supply rejection ratio of this work is competitive, as the power supply rejection ratio changes from -46.64 dB to -56.2 dB, in which the noise frequency varies from 10 Hz to 5 MHz. The voltage variation of the generated reference voltage is relatively small when the frequency exceeds 5 MHz. The results show that the proposed work is particularly suitable for all-GaN monolithic integration circuits that require thermally stable bias voltages with high immunity to the supply voltage variation.

IEEE Journal of the Electron Devices SocietyVol. 13
University of Liverpool (GB), Xi’an Jiaotong-Liverpool University (CN)
Affordable and clean energy
Openalex Percentile: Top 20%
GaN-based semiconductor devices and materials
1.26
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A p-GaN HEMT Voltage Reference With High Line Sensitivity and Power Supply Rejection Ratio — Miao Cui, K. K. Zhao, et al. · IEEE Journal of the Electron Devices Society (2025) | TGRS Research Map | TGRS