Compact modeling of low-voltage Ti3C2Tx MXene-based TFTs for 1-bit ALU circuit implementation

In order to realize a 1-Bit ALU (Arithmetic Logic Unit), this article provides an explanation of the fabrication process for a thin film transistor (TFT) that is based on MXene and operates at low voltage. The Ti 3 C 2 T x −MXene/SnO 2 acts as an active layer of TFT, Li-Al 2 O 3 possess high-k value is used as dielectric layer of this TFT. Aluminum serves as electrode for source and drain, for gate electrode silicon is employed. This fabricated device operated at low voltage ∼ 2 V and exhibits good performance parameters as threshold voltage of 1.2 V, subthreshold swing of 194 mV decade , on-off ratio ∼ 10 5 and mobility 10.6 c m 2 V − sec . Additionally, using Silvaco-Techmodeler tool this fabricated device is compact modeled which is used ahead for the implementation of 1-Bit ALU circuit by the means of Silvaco-Gateway tool. This compact modelling obtaining by Silvaco-Techmodeler tool provides good accuracy ∼ 100% as small fraction of error is estimated between fabricated and modeled data (0.001% and 0.92%). Silvaco-Gateway tool helps for the implementation of 1-Bit ALU circuit in which all the outputs of logic circuits as AND, NOT, OR and XNOR and outputs that are governed by select lines are analyzed which confirms satisfactory transient characteristics for all cases. This fabricated, low-voltage and compact modeled device would be utilized ahead for the realization of microprocessors and memory circuits.

Authors

Institutions

Publication Details

Journal
Carbon Trends
Published
2025-07-05
DOI
https://doi.org/10.1016/j.cartre.2025.100546
Primary Topic
MXene and MAX Phase Materials
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Compact modeling of low-voltage Ti3C2Tx MXene-based TFTs for 1-bit ALU circuit implementation

Abhishek Kumar Singh, Ritesh Kumar Chourasia, Ankit Verma, Mukuljeet Singh Mehrolia et al.
Carbon Trends
MXene and MAX Phase Materials
article

Compact modeling of low-voltage Ti3C2Tx MXene-based TFTs for 1-bit ALU circuit implementation

Abhishek Kumar Singh, Ritesh Kumar Chourasia, Ankit Verma, Mukuljeet Singh Mehrolia, Nitesh K. Chourasia, Komal Rohilla
article en

Abstract

In order to realize a 1-Bit ALU (Arithmetic Logic Unit), this article provides an explanation of the fabrication process for a thin film transistor (TFT) that is based on MXene and operates at low voltage. The Ti 3 C 2 T x −MXene/SnO 2 acts as an active layer of TFT, Li-Al 2 O 3 possess high-k value is used as dielectric layer of this TFT. Aluminum serves as electrode for source and drain, for gate electrode silicon is employed. This fabricated device operated at low voltage ∼ 2 V and exhibits good performance parameters as threshold voltage of 1.2 V, subthreshold swing of 194 mV decade , on-off ratio ∼ 10 5 and mobility 10.6 c m 2 V − sec . Additionally, using Silvaco-Techmodeler tool this fabricated device is compact modeled which is used ahead for the implementation of 1-Bit ALU circuit by the means of Silvaco-Gateway tool. This compact modelling obtaining by Silvaco-Techmodeler tool provides good accuracy ∼ 100% as small fraction of error is estimated between fabricated and modeled data (0.001% and 0.92%). Silvaco-Gateway tool helps for the implementation of 1-Bit ALU circuit in which all the outputs of logic circuits as AND, NOT, OR and XNOR and outputs that are governed by select lines are analyzed which confirms satisfactory transient characteristics for all cases. This fabricated, low-voltage and compact modeled device would be utilized ahead for the realization of microprocessors and memory circuits.

Carbon TrendsVol. 20
Madan Mohan Malaviya University of Technology (IN), Shree Guru Gobind Singh Tricentenary University (IN), Lalit Narayan Mithila University (IN), Pandit Deendayal Energy University (IN), Rajiv Gandhi Institute of Petroleum Technology (IN)
Affordable and clean energy
Openalex Percentile: Top 89%
MXene and MAX Phase Materials
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Compact modeling of low-voltage Ti3C2Tx MXene-based TFTs for 1-bit ALU circuit implementation — Abhishek Kumar Singh, Ritesh Kumar Chourasia, et al. · Carbon Trends (2025) | TGRS Research Map | TGRS