Dynamic Clocked Comparator based on Flexible LTPO Technology

This paper presents a novel Low-Temperature Poly Oxide (LTPO) StrongARM comparator. The design and simulation of this work utilize <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$6 \mu \mathrm{m}$</tex> LTPO technology. The comparator achieves a operation frequency of 2 MHz, with a rail-to-rail output swing and an input common mode voltage (<tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$V_{\text {inCM }}$</tex>) range of -4 V to 2 V input common mode voltage. The power consumption during each flip is <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$36 \mu \mathrm{W}$</tex>, with a delay of 33 ns under a 5 V power supply. Overall, this novel circuit design demonstrates its potential for low power, high performance flexible electronic systems.

Authors

Institutions

Publication Details

Published
2025-03-09
DOI
https://doi.org/10.1109/edtm61175.2025.11041368
Primary Topic
Thin-Film Transistor Technologies
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Dynamic Clocked Comparator based on Flexible LTPO Technology

Min Zhang, Jie Liang, Chunxiu Wang
Thin-Film Transistor Technologies
article

Dynamic Clocked Comparator based on Flexible LTPO Technology

Min Zhang, Jie Liang, Chunxiu Wang
article en

Abstract

This paper presents a novel Low-Temperature Poly Oxide (LTPO) StrongARM comparator. The design and simulation of this work utilize <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$6 \mu \mathrm{m}$</tex> LTPO technology. The comparator achieves a operation frequency of 2 MHz, with a rail-to-rail output swing and an input common mode voltage (<tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$V_{\text {inCM }}$</tex>) range of -4 V to 2 V input common mode voltage. The power consumption during each flip is <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$36 \mu \mathrm{W}$</tex>, with a delay of 33 ns under a 5 V power supply. Overall, this novel circuit design demonstrates its potential for low power, high performance flexible electronic systems.

Peking University (CN), Chinese University of Hong Kong, Shenzhen (CN)
National Natural Science Foundation of China, National Key Research and Development Program of China
Affordable and clean energy
Openalex Percentile: Top 87%
Thin-Film Transistor Technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.