A CMOS Low Dropout Voltage Regulator Suitable for Low-Power SoC Applications

This paper presents a CMOS on-chip low-dropout voltage regulator suitable for low-power SoC applications. The LDO is part of a power management unit designed to supply the core of a microcontroller, memory arrays, and analog blocks. Experimental results show that the developed LDO can supply up to 400 mA. When operating in low-power mode the regulator consumes 150 nA and it is still capable of delivering up to 50 mA. The measured undershoot is 22 mV, which is recovered in 9.6 μs, when the load current changes 340 mA in 1 ns. The circuit has been fabricated in 9-metal 28 nm Fully Depleted Silicon on Insulator (FDSOI) process technology and occupies an area of 0.07mm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>.

Authors

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11043989
Citations
1
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
0.73
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A CMOS Low Dropout Voltage Regulator Suitable for Low-Power SoC Applications

Andre Vilas Boas, Miten Nagda, Bruno Carrilho
1 citations
Low-power high-performance VLSI design
0.73
article

A CMOS Low Dropout Voltage Regulator Suitable for Low-Power SoC Applications

Andre Vilas Boas, Miten Nagda, Bruno Carrilho
article en
1 citations

Abstract

This paper presents a CMOS on-chip low-dropout voltage regulator suitable for low-power SoC applications. The LDO is part of a power management unit designed to supply the core of a microcontroller, memory arrays, and analog blocks. Experimental results show that the developed LDO can supply up to 400 mA. When operating in low-power mode the regulator consumes 150 nA and it is still capable of delivering up to 50 mA. The measured undershoot is 22 mV, which is recovered in 9.6 μs, when the load current changes 340 mA in 1 ns. The circuit has been fabricated in 9-metal 28 nm Fully Depleted Silicon on Insulator (FDSOI) process technology and occupies an area of 0.07mm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>.

Affordable and clean energy
Openalex Percentile: Top 27%
Low-power high-performance VLSI design
0.73
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A CMOS Low Dropout Voltage Regulator Suitable for Low-Power SoC Applications — Andre Vilas Boas, Miten Nagda, et al. · (2025) | TGRS Research Map | TGRS