A Low-Power Analog Hardware Sigmoid-based Neural Network for Biomedical Applications

This research presents a novel approach for implementing an artificial neural network using an analog hardware architecture. The core components of this architecture consist of current-mode circuits, which represent the class, and a voltage-mode comparator. All current-mode circuits are designed to operate with minimal bias current. For the voltage comparator, which handles the final decision-making process, a low-voltage amplifier is utilized. The operational principles of the architecture are thoroughly detailed and applied in a power-efficient configuration, operating at sub-microWatt levels with low power supply rails (0.6 V). The proposed design is validated on real-world biomedical classification tasks, achieving impressive classification accuracy exceeding 93%. The implementation is realized using a 90nm CMOS process and developed within the Cadence IC Suite for both schematic and layout design. To ensure the robustness of the proposed classifier, Monte Carlo analysis, covering both process variations and mismatches, as well as corner analysis, are conducted. A comparative analysis of the post-layout simulation results with an equivalent software-based classifier and relevant literature confirms the effective performance of the proposed architecture.

Authors

Institutions

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11043171
Primary Topic
Neural Networks and Applications
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Low-Power Analog Hardware Sigmoid-based Neural Network for Biomedical Applications

Paul P. Sotiriadis, Vassilis Alimisis, Christos Dimas, Andreas Papathanasiou
Neural Networks and Applications
article

A Low-Power Analog Hardware Sigmoid-based Neural Network for Biomedical Applications

Paul P. Sotiriadis, Vassilis Alimisis, Christos Dimas, Andreas Papathanasiou
article en

Abstract

This research presents a novel approach for implementing an artificial neural network using an analog hardware architecture. The core components of this architecture consist of current-mode circuits, which represent the class, and a voltage-mode comparator. All current-mode circuits are designed to operate with minimal bias current. For the voltage comparator, which handles the final decision-making process, a low-voltage amplifier is utilized. The operational principles of the architecture are thoroughly detailed and applied in a power-efficient configuration, operating at sub-microWatt levels with low power supply rails (0.6 V). The proposed design is validated on real-world biomedical classification tasks, achieving impressive classification accuracy exceeding 93%. The implementation is realized using a 90nm CMOS process and developed within the Cadence IC Suite for both schematic and layout design. To ensure the robustness of the proposed classifier, Monte Carlo analysis, covering both process variations and mismatches, as well as corner analysis, are conducted. A comparative analysis of the post-layout simulation results with an equivalent software-based classifier and relevant literature confirms the effective performance of the proposed architecture.

National Technical University of Athens (GR)
Affordable and clean energy
Openalex Percentile: Top 93%
Neural Networks and Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A Low-Power Analog Hardware Sigmoid-based Neural Network for Biomedical Applications — Paul P. Sotiriadis, Vassilis Alimisis, et al. · (2025) | TGRS Research Map | TGRS