Multi-dimensional Range Joins on HBM-enabled FPGAs

Range join is an essential analysis in various big data applications such as genomic variant annotations, spatiotemporal databases and EDA design rule checking, often requiring searches on billion-scale records. However, its performance on multi-threaded CPUs/GPUs have been bottlenecked by both memory-access bandwidth and instruction/data dependencies. Furthermore, the limited intra-task parallelism in state-of-the-art renders SIMD platforms severely under-utilized. In this work, we present an efficient hardware-software co-design for multi-dimensional range joins on clusters of HBM-enabled FPGAs. Our highly-scalable processing system achieves up-to 2.6x/6.9x/7.1x speedup/energy improvements/memory access reductions compared to state-of-the-art CPU solution for one-dimensional range joins, while being easily extensible to larger data dimensionality.

Authors

Institutions

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11044246
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.00

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Multi-dimensional Range Joins on HBM-enabled FPGAs

Aman Sinha, Bo-Cheng Charles Lai, Simon S. Lo
Embedded Systems Design Techniques
article

Multi-dimensional Range Joins on HBM-enabled FPGAs

Aman Sinha, Bo-Cheng Charles Lai, Simon S. Lo
article en

Abstract

Range join is an essential analysis in various big data applications such as genomic variant annotations, spatiotemporal databases and EDA design rule checking, often requiring searches on billion-scale records. However, its performance on multi-threaded CPUs/GPUs have been bottlenecked by both memory-access bandwidth and instruction/data dependencies. Furthermore, the limited intra-task parallelism in state-of-the-art renders SIMD platforms severely under-utilized. In this work, we present an efficient hardware-software co-design for multi-dimensional range joins on clusters of HBM-enabled FPGAs. Our highly-scalable processing system achieves up-to 2.6x/6.9x/7.1x speedup/energy improvements/memory access reductions compared to state-of-the-art CPU solution for one-dimensional range joins, while being easily extensible to larger data dimensionality.

National Yang Ming Chiao Tung University (TW)
Ministry of Science and Technology
Affordable and clean energy
Openalex Percentile: Top 85%
Embedded Systems Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.