CIPL: A Fast and Low-Power Level Shifter for Wide-Range Voltage Conversion

Level shifters are widely used in multi-voltage-domain digital circuits. The requirements of level shifters include: high conversion speed, low power, small transistor count, wide conversion range, and variation tolerance. However, most existing designs can cover only a subset, instead of all, of these requirements. This work proposes a novel Charge-Injection-Positive-Latch (CIPL) level shifter that tackles all problems at once. The design is validated through simulation in a 16nm FinFET technology, with 640ps/130ps conversion speed for 300mV to 800mV voltage conversion, 260mV minimal operating voltage, and 238nW average power. It enables more extreme applications for DVFS on a multi-voltage-domain design.

Authors

Institutions

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11043669
Primary Topic
Low-power high-performance VLSI design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

CIPL: A Fast and Low-Power Level Shifter for Wide-Range Voltage Conversion

Marian Verhelst, Wei-Jie Jiang, Georges Gielen, Wim Dehaene et al.
1 links
Low-power high-performance VLSI design
article

CIPL: A Fast and Low-Power Level Shifter for Wide-Range Voltage Conversion

Marian Verhelst, Wei-Jie Jiang, Georges Gielen, Wim Dehaene, Jiacong Sun, Xinfa Zheng
article en

Abstract

Level shifters are widely used in multi-voltage-domain digital circuits. The requirements of level shifters include: high conversion speed, low power, small transistor count, wide conversion range, and variation tolerance. However, most existing designs can cover only a subset, instead of all, of these requirements. This work proposes a novel Charge-Injection-Positive-Latch (CIPL) level shifter that tackles all problems at once. The design is validated through simulation in a 16nm FinFET technology, with 640ps/130ps conversion speed for 300mV to 800mV voltage conversion, 260mV minimal operating voltage, and 238nW average power. It enables more extreme applications for DVFS on a multi-voltage-domain design.

KU Leuven (BE)
Affordable and clean energy
Openalex Percentile: Top 87%
Low-power high-performance VLSI design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.