Three-Level Output Side Gate Driver for 1 V Thin-Gate-Oxide NMOSFET Switch in a SIDO Converter

This paper presents a three-level output side gate driver circuit for 1 V thin-gate-oxide low-V<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">t</inf> NMOSFET switch in a single inductor dual-output (SIDO) DC-DC converter using 28 nm FDOSI technology. The proposed three-level gate driver ensures almost full gate-to-source voltage swing for optimum device size, and also protects the thin-gate-oxide device from any possible over-voltage stress. The three-level gate driver allows the use of a thin-gate-oxide NMOSFET device at the output of a SIDO converter, resulting in almost three times reduction in combined switching and driver losses compared to a thick-gate-oxide NMOSFET switch. The proposed three-level gate driver and thin-gate-oxide NMOSFET offer almost 26% lesser silicon area compared to a conventional thick-gate-oxide NMOSFET device with a two-level gate driver.

Authors

Institutions

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11043237
Primary Topic
Semiconductor materials and devices
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Three-Level Output Side Gate Driver for 1 V Thin-Gate-Oxide NMOSFET Switch in a SIDO Converter

Kallol Chatterjee, Partha P. Banerjee, Debashis Mandal, Santanu Kapat et al.
Semiconductor materials and devices
article

Three-Level Output Side Gate Driver for 1 V Thin-Gate-Oxide NMOSFET Switch in a SIDO Converter

Kallol Chatterjee, Partha P. Banerjee, Debashis Mandal, Santanu Kapat, Paras Garg, Gautam Dey Kanungo, Abhijit Keshri
article en

Abstract

This paper presents a three-level output side gate driver circuit for 1 V thin-gate-oxide low-V<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">t</inf> NMOSFET switch in a single inductor dual-output (SIDO) DC-DC converter using 28 nm FDOSI technology. The proposed three-level gate driver ensures almost full gate-to-source voltage swing for optimum device size, and also protects the thin-gate-oxide device from any possible over-voltage stress. The three-level gate driver allows the use of a thin-gate-oxide NMOSFET device at the output of a SIDO converter, resulting in almost three times reduction in combined switching and driver losses compared to a thick-gate-oxide NMOSFET switch. The proposed three-level gate driver and thin-gate-oxide NMOSFET offer almost 26% lesser silicon area compared to a conventional thick-gate-oxide NMOSFET device with a two-level gate driver.

Indian Institute of Technology Kharagpur (IN), STMicroelectronics (India) (IN)
Affordable and clean energy
Openalex Percentile: Top 87%
Semiconductor materials and devices
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Three-Level Output Side Gate Driver for 1 V Thin-Gate-Oxide NMOSFET Switch in a SIDO Converter — Kallol Chatterjee, Partha P. Banerjee, et al. · (2025) | TGRS Research Map | TGRS