Cross Technology Prediction for SRAM Stability Analysis

SRAM stability presents a significant challenge in technology scaling due to process variations. This paper introduces CrossNodeML, a machine learning-based approach that leverages device and bitcell simulations to predict SRAM behavior across new technology nodes using data from previous nodes. Our model is evaluated with three critical SRAM metrics: Access Disturb Margin (ADM), Write Margin (WRM), and I<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">readmin</inf>. Comparisons with high-sigma verifier tool simulations demonstrate the accuracy of our predictions, significantly reducing the need for full statistical simulations in new nodes. This methodology revolutionizes design decisions and significantly enhances early stability assessments.

Authors

Institutions

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11043822
Primary Topic
VLSI and Analog Circuit Testing
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Cross Technology Prediction for SRAM Stability Analysis

Mladen Bereković, Rainer Buchty, Jihene Bouhlila
VLSI and Analog Circuit Testing
article

Cross Technology Prediction for SRAM Stability Analysis

Mladen Bereković, Rainer Buchty, Jihene Bouhlila
article en

Abstract

SRAM stability presents a significant challenge in technology scaling due to process variations. This paper introduces CrossNodeML, a machine learning-based approach that leverages device and bitcell simulations to predict SRAM behavior across new technology nodes using data from previous nodes. Our model is evaluated with three critical SRAM metrics: Access Disturb Margin (ADM), Write Margin (WRM), and I<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">readmin</inf>. Comparisons with high-sigma verifier tool simulations demonstrate the accuracy of our predictions, significantly reducing the need for full statistical simulations in new nodes. This methodology revolutionizes design decisions and significantly enhances early stability assessments.

Intel (Germany) (DE)
Openalex Percentile: Top 85%
VLSI and Analog Circuit Testing
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.