A Programmable-Gain Floating Inverter Low-Noise Amplifier for Ultrasound Imaging Analog Frontends

Wearable ultrasound devices for imaging and therapeutic applications demand low-power and low-area integrated circuits to interface with ultrasound transducers. In the case of ultrasound imaging front-ends, discrete time-gain compensation (TGC) simplifies gain control in ultrasound imaging (USI) ASICs, but higher gain-step resolution increases area and power dissipation, while high PSRR is needed to suppress switching noise from co-integrated HV digital circuits. This work presents a programmable-gain floating inverter low-noise amplifier (FIALNA) architecture in 28nm CMOS for low-power, wide-bandwidth USI. A thermometer-encoded variable reservoir capacitance enables fine TGC with five PVT-robust gain steps, achieving 53.6dB PSRR and an area of 0.0023mm2, an order of magnitude smaller than current PGA designs. The FIALNA dissipates 116μW and achieves 59μVrms input-referred noise, making it suitable for low-power wearable ultrasound devices.

Authors

Institutions

Publication Details

Published
2025-05-25
DOI
https://doi.org/10.1109/iscas56072.2025.11043193
Primary Topic
Ultrasound Imaging and Elastography
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Programmable-Gain Floating Inverter Low-Noise Amplifier for Ultrasound Imaging Analog Frontends

João Goês, Tiago Costa, Diogo Dias
Ultrasound Imaging and Elastography
article

A Programmable-Gain Floating Inverter Low-Noise Amplifier for Ultrasound Imaging Analog Frontends

João Goês, Tiago Costa, Diogo Dias
article en

Abstract

Wearable ultrasound devices for imaging and therapeutic applications demand low-power and low-area integrated circuits to interface with ultrasound transducers. In the case of ultrasound imaging front-ends, discrete time-gain compensation (TGC) simplifies gain control in ultrasound imaging (USI) ASICs, but higher gain-step resolution increases area and power dissipation, while high PSRR is needed to suppress switching noise from co-integrated HV digital circuits. This work presents a programmable-gain floating inverter low-noise amplifier (FIALNA) architecture in 28nm CMOS for low-power, wide-bandwidth USI. A thermometer-encoded variable reservoir capacitance enables fine TGC with five PVT-robust gain steps, achieving 53.6dB PSRR and an area of 0.0023mm2, an order of magnitude smaller than current PGA designs. The FIALNA dissipates 116μW and achieves 59μVrms input-referred noise, making it suitable for low-power wearable ultrasound devices.

University of Lisbon (PT), Universidade Nova de Lisboa (PT), Delft University of Technology (NL)
Affordable and clean energy
Openalex Percentile: Top 77%
Ultrasound Imaging and Elastography
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.