SiGe Pocket Engineering in DG-DD-HTFET for Low-Power Devices

This paper presents two distinct architectures of Double Gate-Dual Dielectric-Heterojunction Tunnel Field-Effect Transistors (DG-DD-HTFET): one with a SiGe pocket and one without. These designs are analyzed using Silvaco TCAD. The inclusion of an n<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">+</sup> pocket in the double gate-dual dielectric-SiGe pocket-heterojunction tunnel field effect transistor (DG-DD-SiGe Pocket HTFET) enhances band-to-band tunneling (BTBT), leading to a higher ON-state current (I<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">ON</inf>), an improved current ratio (Iratio), and a lower subthreshold swing (SS) compared to the conventional DG-DD-HTFET. Additionally, the double gate-dual dielectric configuration improves carrier transport and reduces leakage. The study further examines the impact of SiGe composition in the pocket region, temperature variations, and interface trap charges on device performance. Simulation results confirm the superiority of the proposed structure, highlighting its potential for low-power, high-performance applications.

Authors

Institutions

Publication Details

Published
2025-03-06
DOI
https://doi.org/10.1109/ispcc66872.2025.11039358
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

SiGe Pocket Engineering in DG-DD-HTFET for Low-Power Devices

Madhulika Verma, Sachin Agrawal, Ankita Singh
4 links
Advancements in Semiconductor Devices and Circuit Design
article

SiGe Pocket Engineering in DG-DD-HTFET for Low-Power Devices

Madhulika Verma, Sachin Agrawal, Ankita Singh
article en

Abstract

This paper presents two distinct architectures of Double Gate-Dual Dielectric-Heterojunction Tunnel Field-Effect Transistors (DG-DD-HTFET): one with a SiGe pocket and one without. These designs are analyzed using Silvaco TCAD. The inclusion of an n<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">+</sup> pocket in the double gate-dual dielectric-SiGe pocket-heterojunction tunnel field effect transistor (DG-DD-SiGe Pocket HTFET) enhances band-to-band tunneling (BTBT), leading to a higher ON-state current (I<inf xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">ON</inf>), an improved current ratio (Iratio), and a lower subthreshold swing (SS) compared to the conventional DG-DD-HTFET. Additionally, the double gate-dual dielectric configuration improves carrier transport and reduces leakage. The study further examines the impact of SiGe composition in the pocket region, temperature variations, and interface trap charges on device performance. Simulation results confirm the superiority of the proposed structure, highlighting its potential for low-power, high-performance applications.

National Institute of Technology Delhi (IN)
Affordable and clean energy
Openalex Percentile: Top 87%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

SiGe Pocket Engineering in DG-DD-HTFET for Low-Power Devices — Madhulika Verma, Sachin Agrawal, et al. · (2025) | TGRS Research Map | TGRS