Study the Impact of Work-Function Variation on Vertical Junctionless TFET Device

In this article, the effect of work function variations on the Vertical Junctionless TFET are analyzed utilizing the ATLAS TCAD simulator. We investigate the effect of gate material’s work function on different DC and analog parameters such as Energy band, Subthreshold Swing (SS), Electric Field, Nonlocal BBT Electron Tunneling Rate, ON-state current (ION), Surface Potential, Cut-off frequency (fT), OFF-state current (IOFF), and transconductance (gm). The proposed Si1-xGex heterostructure offers a clear benefit over the conventional silicon based TFET by optimizing tunneling current through band-gap engineering. Furthermore, we investigate the modulation of gate’s control over the channel by various gate materials with varying work functions, which impacts tunneling efficiency and overall device performance. Based on the performance metrics, we find that the proposed Vertical Junctionless TFET structure is one of the possible solution for low power applications.

Authors

Institutions

Publication Details

Published
2025-03-06
DOI
https://doi.org/10.1109/ispcc66872.2025.11039567
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Study the Impact of Work-Function Variation on Vertical Junctionless TFET Device

Baljit Kaur, Dhandapani Vaithiyanathan, Tulika Chawla, Nitu Swargiary
2 links
Advancements in Semiconductor Devices and Circuit Design
article

Study the Impact of Work-Function Variation on Vertical Junctionless TFET Device

Baljit Kaur, Dhandapani Vaithiyanathan, Tulika Chawla, Nitu Swargiary
article en

Abstract

In this article, the effect of work function variations on the Vertical Junctionless TFET are analyzed utilizing the ATLAS TCAD simulator. We investigate the effect of gate material’s work function on different DC and analog parameters such as Energy band, Subthreshold Swing (SS), Electric Field, Nonlocal BBT Electron Tunneling Rate, ON-state current (ION), Surface Potential, Cut-off frequency (fT), OFF-state current (IOFF), and transconductance (gm). The proposed Si1-xGex heterostructure offers a clear benefit over the conventional silicon based TFET by optimizing tunneling current through band-gap engineering. Furthermore, we investigate the modulation of gate’s control over the channel by various gate materials with varying work functions, which impacts tunneling efficiency and overall device performance. Based on the performance metrics, we find that the proposed Vertical Junctionless TFET structure is one of the possible solution for low power applications.

National Institute of Technology Delhi (IN)
Openalex Percentile: Top 87%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Study the Impact of Work-Function Variation on Vertical Junctionless TFET Device — Baljit Kaur, Dhandapani Vaithiyanathan, et al. · (2025) | TGRS Research Map | TGRS