Optimized Submodule Capacitor Ripple Voltage Suppression of an MMC-Based Power Electronic Transformer

Modular multilevel converter (MMC)-based power electronic transformers (PETs) present a promising solution for connecting AC/DC microgrids to facilitate renewable energy access. However, the capacitor ripple voltage in MMC-based PET submodules hinders volume optimization and power density enhancement, significantly limiting their application in distribution networks. To address this issue, this study introduces an optimized method for suppressing the submodule capacitor ripple voltage in MMC-based PET systems under normal and grid fault conditions. First, an MMC–PET topology featuring upper and lower arm coupling is proposed. Subsequently, a double-frequency circulating current injection strategy is incorporated on the MMC side to eliminate the double-frequency ripple voltage of the submodule capacitor. Furthermore, a phase-shifting control strategy is applied in the isolation stage of the dual-active bridge (DAB) to transfer the submodule capacitor selective ripple voltages to the isolation stage coupling link, effectively eliminating the fundamental frequency ripple voltage. The optimized approach successfully suppresses capacitor ripples without increasing current stress on the isolated-stage DAB switches, even under grid fault conditions, which are not addressed by existing ripple suppression methods, thereby reducing device size and cost while ensuring reliable operation. Specifically, the peak-to-peak submodule capacitor ripple voltage is reduced from 232 V to 10 V, and the peak current of the isolation-stage secondary-side switch is limited to ±90 A. The second harmonic ripple voltage on the LVDC bus can be decreased from ±5 V to ±1 V with the proposed method under the asymmetric grid voltage condition. Subsequently, a system simulation model is developed in MATLAB/Simulink. The simulation results validated the accuracy of the theoretical analysis and demonstrated the effectiveness of the proposed method.

Authors

Institutions

Publication Details

Journal
Electronics
Published
2025-06-11
DOI
https://doi.org/10.3390/electronics14122385
Citations
2
Primary Topic
HVDC Systems and Fault Protection
Type
article
Field-Weighted Citation Impact
1.46

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Optimized Submodule Capacitor Ripple Voltage Suppression of an MMC-Based Power Electronic Transformer

Xinbing Zhu, Xianyi Jia, Jinmu Lai, Yaoqiang Wang et al.
2 citations
Electronics
HVDC Systems and Fault Protection
1.46
article

Optimized Submodule Capacitor Ripple Voltage Suppression of an MMC-Based Power Electronic Transformer

Xinbing Zhu, Xianyi Jia, Jinmu Lai, Yaoqiang Wang, Yongxiang Liu, Zijian Wu
article en
2 citations

Abstract

Modular multilevel converter (MMC)-based power electronic transformers (PETs) present a promising solution for connecting AC/DC microgrids to facilitate renewable energy access. However, the capacitor ripple voltage in MMC-based PET submodules hinders volume optimization and power density enhancement, significantly limiting their application in distribution networks. To address this issue, this study introduces an optimized method for suppressing the submodule capacitor ripple voltage in MMC-based PET systems under normal and grid fault conditions. First, an MMC–PET topology featuring upper and lower arm coupling is proposed. Subsequently, a double-frequency circulating current injection strategy is incorporated on the MMC side to eliminate the double-frequency ripple voltage of the submodule capacitor. Furthermore, a phase-shifting control strategy is applied in the isolation stage of the dual-active bridge (DAB) to transfer the submodule capacitor selective ripple voltages to the isolation stage coupling link, effectively eliminating the fundamental frequency ripple voltage. The optimized approach successfully suppresses capacitor ripples without increasing current stress on the isolated-stage DAB switches, even under grid fault conditions, which are not addressed by existing ripple suppression methods, thereby reducing device size and cost while ensuring reliable operation. Specifically, the peak-to-peak submodule capacitor ripple voltage is reduced from 232 V to 10 V, and the peak current of the isolation-stage secondary-side switch is limited to ±90 A. The second harmonic ripple voltage on the LVDC bus can be decreased from ±5 V to ±1 V with the proposed method under the asymmetric grid voltage condition. Subsequently, a system simulation model is developed in MATLAB/Simulink. The simulation results validated the accuracy of the theoretical analysis and demonstrated the effectiveness of the proposed method.

ElectronicsVol. 14(12)
Zhengzhou University (CN), Xuchang University (CN)
National Natural Science Foundation of China
Openalex Percentile: Top 17%
HVDC Systems and Fault Protection
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.