Design and Analysis of Two-Stage Comparator with Telescopic Amplifier and Dynamic Comparator for Low-Voltage Applications

A novel two stage comparator design that integrates a telescopic amplifier with a conventional single stage dynamic comparator has been presented in this paper. This circuit aims to accomplish an improved offset, good precision and speed that often achieves high performance for numerous applications. Circuit designs, layout and simulations have been done using Cadence virtuoso in 45 nm technology. The designed circuit suppresses the noise by amplifying small input signals that increase the differential gain of the telescopic amplifier up to 98.72, where this improvement observed in the first stage will significantly uplift the overall performance of the comparator. The pre-layout simulation shows that the designed comparator can detect at least 1.306 mV of voltage difference at the input with <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$V_{\text{cm}, \text { in }}=200 \text{mV}$</tex>, whereas the post-layout simulation has 6.4 mV of resolution at <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$V_{\text{cm}, \text { in }}=200 \text{mV}$</tex>. The observed delay of this comparator at the time of pre-layout simulation is 18.49 <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\mu$</tex> s and power consumption is found to be 39.226 nW as well as <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$23.71 \mu ~\mathrm{s}$</tex> of delay and 69.52 nW of power consumption during post-layout simulation with 6.4 mV of voltage difference at the input. With comparable power consumption and lower offset voltage, the suggested two-stage comparator delivers a notable performance boost over traditional designs. Better noise suppression is another benefit of the design, which makes it appropriate for low-power and high-speed applications such as signal processing circuits, instrumentation, high-speed analog-todigital converters (ADCs), and other precision-driven systems that need quick and dependable signal comparison.

Authors

Publication Details

Published
2025-03-21
DOI
https://doi.org/10.1109/icsses64899.2025.11009925
Primary Topic
Sensor Technology and Measurement Systems
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Design and Analysis of Two-Stage Comparator with Telescopic Amplifier and Dynamic Comparator for Low-Voltage Applications

Panwala Fenil Chetankumar, C R Pooja, H K Ravi
Sensor Technology and Measurement Systems
article

Design and Analysis of Two-Stage Comparator with Telescopic Amplifier and Dynamic Comparator for Low-Voltage Applications

Panwala Fenil Chetankumar, C R Pooja, H K Ravi
article en

Abstract

A novel two stage comparator design that integrates a telescopic amplifier with a conventional single stage dynamic comparator has been presented in this paper. This circuit aims to accomplish an improved offset, good precision and speed that often achieves high performance for numerous applications. Circuit designs, layout and simulations have been done using Cadence virtuoso in 45 nm technology. The designed circuit suppresses the noise by amplifying small input signals that increase the differential gain of the telescopic amplifier up to 98.72, where this improvement observed in the first stage will significantly uplift the overall performance of the comparator. The pre-layout simulation shows that the designed comparator can detect at least 1.306 mV of voltage difference at the input with <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$V_{\text{cm}, \text { in }}=200 \text{mV}$</tex>, whereas the post-layout simulation has 6.4 mV of resolution at <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$V_{\text{cm}, \text { in }}=200 \text{mV}$</tex>. The observed delay of this comparator at the time of pre-layout simulation is 18.49 <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$\mu$</tex> s and power consumption is found to be 39.226 nW as well as <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$23.71 \mu ~\mathrm{s}$</tex> of delay and 69.52 nW of power consumption during post-layout simulation with 6.4 mV of voltage difference at the input. With comparable power consumption and lower offset voltage, the suggested two-stage comparator delivers a notable performance boost over traditional designs. Better noise suppression is another benefit of the design, which makes it appropriate for low-power and high-speed applications such as signal processing circuits, instrumentation, high-speed analog-todigital converters (ADCs), and other precision-driven systems that need quick and dependable signal comparison.

Affordable and clean energy
Openalex Percentile: Top 86%
Sensor Technology and Measurement Systems
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Design and Analysis of Two-Stage Comparator with Telescopic Amplifier and Dynamic Comparator for Low-Voltage Applications — Panwala Fenil Chetankumar, C R Pooja, et al. · (2025) | TGRS Research Map | TGRS