A method for automatically generating the Input/Output timing parameters of DDR controller

The IO timing parameter configuration of the DDR controller can accurately control the timing of data transmission between the DRAM and the controller, ensuring that the data can be written or read at the correct time point, so as to ensure the performance and stability of the system. In view of the shortcomings of the existing methods, this paper proposes a new method to generate the IO timing parameters of DDR controllers, which obtains the delay information on the command and data transmission paths through the static timing analysis tool, and automatically outputs the IO timing parameter configuration files of the DDR controller with the help of scripts. Because this method directly calculates accurate results through timing analysis tool information and automated scripts, compared with traditional calculation methods, this method can avoid repeated manual measurement and simulation verification for many times, and improve the number of simulations and the total simulation time, which can effectively improve the efficiency of chip development and verification.

Authors

Institutions

Publication Details

Published
2025-03-21
DOI
https://doi.org/10.1109/iscait64916.2025.11010575
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A method for automatically generating the Input/Output timing parameters of DDR controller

Siyan Li, Tao Wang
Embedded Systems Design Techniques
article

A method for automatically generating the Input/Output timing parameters of DDR controller

Siyan Li, Tao Wang
article en

Abstract

The IO timing parameter configuration of the DDR controller can accurately control the timing of data transmission between the DRAM and the controller, ensuring that the data can be written or read at the correct time point, so as to ensure the performance and stability of the system. In view of the shortcomings of the existing methods, this paper proposes a new method to generate the IO timing parameters of DDR controllers, which obtains the delay information on the command and data transmission paths through the static timing analysis tool, and automatically outputs the IO timing parameter configuration files of the DDR controller with the help of scripts. Because this method directly calculates accurate results through timing analysis tool information and automated scripts, compared with traditional calculation methods, this method can avoid repeated manual measurement and simulation verification for many times, and improve the number of simulations and the total simulation time, which can effectively improve the efficiency of chip development and verification.

Xidian University (CN), Taiwan Semiconductor Manufacturing Company (China) (CN)
Affordable and clean energy
Openalex Percentile: Top 89%
Embedded Systems Design Techniques
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

A method for automatically generating the Input/Output timing parameters of DDR controller — Siyan Li, Tao Wang · (2025) | TGRS Research Map | TGRS