Low Power CMOS Folded Electro Cascode Amplifier Design for Electrocardiogram Applications

This paper presents the designing of folded electro cascode amplifier which is mainly used in electrocardiogram (ECG) applications. The ECG front end amplifier which is used nowadays are sensitive to noisy environments which can vary the signal produced. The proposed amplifier which is highly stable in noisy environments because of using electro cascode stage is used in the proposed amplifier. It consumes low power and low voltage which can enhance the better performance and also low noise. The amplifier is designed to operate in 1.2 V. The design is implemented in 45 nm CMOS technology and the layout design has been designed in cadence virtuoso software. The simulation results shows that the amplifier is suitable for low power applications and can be used for wearable devices.

Authors

Publication Details

Published
2025-05-09
DOI
https://doi.org/10.1109/stcr62650.2025.11019942
Primary Topic
Analog and Mixed-Signal Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Low Power CMOS Folded Electro Cascode Amplifier Design for Electrocardiogram Applications

C. Ganesh Babu, S Rangeetha, K B Bavana, M Devadharshini et al.
Analog and Mixed-Signal Circuit Design
article

Low Power CMOS Folded Electro Cascode Amplifier Design for Electrocardiogram Applications

C. Ganesh Babu, S Rangeetha, K B Bavana, M Devadharshini, C Dharanya
article en

Abstract

This paper presents the designing of folded electro cascode amplifier which is mainly used in electrocardiogram (ECG) applications. The ECG front end amplifier which is used nowadays are sensitive to noisy environments which can vary the signal produced. The proposed amplifier which is highly stable in noisy environments because of using electro cascode stage is used in the proposed amplifier. It consumes low power and low voltage which can enhance the better performance and also low noise. The amplifier is designed to operate in 1.2 V. The design is implemented in 45 nm CMOS technology and the layout design has been designed in cadence virtuoso software. The simulation results shows that the amplifier is suitable for low power applications and can be used for wearable devices.

Affordable and clean energy
Openalex Percentile: Top 88%
Analog and Mixed-Signal Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.