A Temperature and Process Robust Logarithmic Circuit for CIM Application

This paper presents a logarithmic interface circuit for reading current from a CIM (Computing-In-Memory) array. A BJT array is used to generate a logarithmic voltage, which is then compensated for temperature-induced variations in the output current using a cross-linear analog multiplier and a temperature-insensitive reference current generated on-chip. The proposed circuit is implemented in a standard 65 nm CMOS process and occupies an analog core area of 241 μm × 116 μm. Modules that scale with the array size require an additional 3, 000 μm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>. Post-layout simulation results show that, under a 1.2 V supply voltage and an input current from 10 μA to 100 μA, the circuit maintains less than 4% variation due to process and temperature fluctuations across a temperature range of 45°C to 95°C. Additionally, at 45°C, the circuit exhibits good dynamic performance for periodic exponential input currents with a frequency of 1 MHz.

Authors

Institutions

Publication Details

Published
2025-03-24
DOI
https://doi.org/10.1109/cstic64481.2025.11017957
Primary Topic
Magnetic Properties and Applications
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

A Temperature and Process Robust Logarithmic Circuit for CIM Application

Ruizhe Sun, Aili Wang
Magnetic Properties and Applications
article

A Temperature and Process Robust Logarithmic Circuit for CIM Application

Ruizhe Sun, Aili Wang
article en

Abstract

This paper presents a logarithmic interface circuit for reading current from a CIM (Computing-In-Memory) array. A BJT array is used to generate a logarithmic voltage, which is then compensated for temperature-induced variations in the output current using a cross-linear analog multiplier and a temperature-insensitive reference current generated on-chip. The proposed circuit is implemented in a standard 65 nm CMOS process and occupies an analog core area of 241 μm × 116 μm. Modules that scale with the array size require an additional 3, 000 μm<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup>. Post-layout simulation results show that, under a 1.2 V supply voltage and an input current from 10 μA to 100 μA, the circuit maintains less than 4% variation due to process and temperature fluctuations across a temperature range of 45°C to 95°C. Additionally, at 45°C, the circuit exhibits good dynamic performance for periodic exponential input currents with a frequency of 1 MHz.

Zhejiang University-University of Edinburgh Institute (CN)
Affordable and clean energy
Openalex Percentile: Top 93%
Magnetic Properties and Applications
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.