Non-Homogeneous Composite Karatsuba Multipliers Factored Hardware-Efficient ECDSA Generation and Verification Accelerator Units

The Elliptic Curve Digital Signature Algorithm (ECDSA) is a cryptographic method superior to the existing Digital Signature Algorithm (DSA). ECDSA utilizes an elliptic curve formulation for achieving tighter security and efficiency, making it well-suited for resource-constrained environments. This work presents a study of the ECDSA architecture, including the design and implementation of optimized GF(2<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">163</sup>) Karatsuba multipliers for signature generation and verification. The design was synthesized on a Kintex Ultrascale FPGA board and on silicon using the gpdk-45 nm technology library. We investigated the complete signature generation and verification architecture with non-homogeneous and composite Karatsuba multiplier variants and compared them with state-of-the-art (SOTA) multipliers over hardware metrics. Furthermore, we extracted and compared the results for the multiplier implementation alone, showing superior performance over the SOTA. The M-term Non-Homogeneous Karatsuba Multiplier (MNHKA), integrated into the ECDSA architecture, demonstrated the most hardware-efficient design on both FPGA and silicon, achieving substantial LUT savings of 50.42% and 37.50%, latency improvements of 52.29% and 43.86%, and throughput benefits of 16.66% and 43.86% for signature generation and verification accelerator units, respectively. Additionally, footprint gains on silicon were 56.63% for signature generation and 45.99% for verification units compared to SOTA designs. These efficient variants of polynomial multipliers are found to be apt for ECDSA hardware accelerators over other existing forms of designs and is therefore, expected to enhance hardware security, reliability, and performance. All the hardware design files are made freely available for further usage to the designers and researchers community.

Authors

Institutions

Publication Details

Published
2025-04-23
DOI
https://doi.org/10.1109/isqed65160.2025.11014399
Citations
1
Primary Topic
Embedded Systems Design Techniques
Type
article
Field-Weighted Citation Impact
2.27
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Non-Homogeneous Composite Karatsuba Multipliers Factored Hardware-Efficient ECDSA Generation and Verification Accelerator Units

D R Vasanthi, Alwin Shaju, Madhav Rao, Sanampudi Gopala Krishna Reddy et al.
1 citations
Embedded Systems Design Techniques
2.27
article

Non-Homogeneous Composite Karatsuba Multipliers Factored Hardware-Efficient ECDSA Generation and Verification Accelerator Units

D R Vasanthi, Alwin Shaju, Madhav Rao, Sanampudi Gopala Krishna Reddy, Pruthvi Parate
article en
1 citations

Abstract

The Elliptic Curve Digital Signature Algorithm (ECDSA) is a cryptographic method superior to the existing Digital Signature Algorithm (DSA). ECDSA utilizes an elliptic curve formulation for achieving tighter security and efficiency, making it well-suited for resource-constrained environments. This work presents a study of the ECDSA architecture, including the design and implementation of optimized GF(2<sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">163</sup>) Karatsuba multipliers for signature generation and verification. The design was synthesized on a Kintex Ultrascale FPGA board and on silicon using the gpdk-45 nm technology library. We investigated the complete signature generation and verification architecture with non-homogeneous and composite Karatsuba multiplier variants and compared them with state-of-the-art (SOTA) multipliers over hardware metrics. Furthermore, we extracted and compared the results for the multiplier implementation alone, showing superior performance over the SOTA. The M-term Non-Homogeneous Karatsuba Multiplier (MNHKA), integrated into the ECDSA architecture, demonstrated the most hardware-efficient design on both FPGA and silicon, achieving substantial LUT savings of 50.42% and 37.50%, latency improvements of 52.29% and 43.86%, and throughput benefits of 16.66% and 43.86% for signature generation and verification accelerator units, respectively. Additionally, footprint gains on silicon were 56.63% for signature generation and 45.99% for verification units compared to SOTA designs. These efficient variants of polynomial multipliers are found to be apt for ECDSA hardware accelerators over other existing forms of designs and is therefore, expected to enhance hardware security, reliability, and performance. All the hardware design files are made freely available for further usage to the designers and researchers community.

International Institute of Information Technology Bangalore (IN)
Affordable and clean energy
Openalex Percentile: Top 15%
Embedded Systems Design Techniques
2.27
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.