Transmission Gate based Reordered Normal Basis Multiplier

This paper introduces the Transmission Gate-based Reordered Normal Basis (TGRNB) multiplier, which is a multiplication algorithm used in finite field arithmetic, It is crucial in many cryptographic applications, which aim to improve the performance and efficiency of Reordered Normal Basis (RNB) multiplications. This multiplier is implemented using transmission gates and compared with static CMOS logic. The TGRNB multiplier utilizes transmission gates, which control the flow of signals in the circuit by allowing efficient implementation by reducing power consumption and increasing overall performance. The main advantage of TGRNB multiplier is its ability to perform operations in parallel, leading to significant speed improvements. Hence, this multiplier offers faster operation, higher power efficiency, and better adaptability compared to the static CMOS implementation.

Authors

Publication Details

Published
2025-04-05
DOI
https://doi.org/10.1109/devic63749.2025.11012382
Primary Topic
Analog and Mixed-Signal Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Transmission Gate based Reordered Normal Basis Multiplier

Bhavana Majji, J. Pandu
Analog and Mixed-Signal Circuit Design
article

Transmission Gate based Reordered Normal Basis Multiplier

Bhavana Majji, J. Pandu
article en

Abstract

This paper introduces the Transmission Gate-based Reordered Normal Basis (TGRNB) multiplier, which is a multiplication algorithm used in finite field arithmetic, It is crucial in many cryptographic applications, which aim to improve the performance and efficiency of Reordered Normal Basis (RNB) multiplications. This multiplier is implemented using transmission gates and compared with static CMOS logic. The TGRNB multiplier utilizes transmission gates, which control the flow of signals in the circuit by allowing efficient implementation by reducing power consumption and increasing overall performance. The main advantage of TGRNB multiplier is its ability to perform operations in parallel, leading to significant speed improvements. Hence, this multiplier offers faster operation, higher power efficiency, and better adaptability compared to the static CMOS implementation.

Openalex Percentile: Top 89%
Analog and Mixed-Signal Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Transmission Gate based Reordered Normal Basis Multiplier — Bhavana Majji, J. Pandu · (2025) | TGRS Research Map | TGRS