Effect of Interface Trap Charges on Improved Junctionless Nanowire Field Effect Transistor

This paper investigates the reliability issues caused by Interface Trap Charges (ITCs) in the Improved Junctionless Nanowire Field Effect Transistor (Improved-JL-NWFET). These fixed localized charges formed at the channel-oxide interface during fabrication due to radiation, stress, process variations, and hot carrier damage, significantly impacting device characteristics. This paper analyzes their effects on key performance parameters and compares results with a conventional JL-NWFET. Both donor (+ve) and acceptor (−ve) ITCs in the channel/gate oxide interface region are examined for their influence on electrical and analog parameters. The results indicate that Improved-JL-NWFET exhibits more immunity against degradation in electrical and analog parameters compared to its conventional counterpart devices in the presence of positive and negative ITCs.

Authors

Institutions

Publication Details

Published
2025-04-05
DOI
https://doi.org/10.1109/devic63749.2025.11012140
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Effect of Interface Trap Charges on Improved Junctionless Nanowire Field Effect Transistor

Poornima Mittal, Bharti Bharti
Advancements in Semiconductor Devices and Circuit Design
article

Effect of Interface Trap Charges on Improved Junctionless Nanowire Field Effect Transistor

Poornima Mittal, Bharti Bharti
article en

Abstract

This paper investigates the reliability issues caused by Interface Trap Charges (ITCs) in the Improved Junctionless Nanowire Field Effect Transistor (Improved-JL-NWFET). These fixed localized charges formed at the channel-oxide interface during fabrication due to radiation, stress, process variations, and hot carrier damage, significantly impacting device characteristics. This paper analyzes their effects on key performance parameters and compares results with a conventional JL-NWFET. Both donor (+ve) and acceptor (−ve) ITCs in the channel/gate oxide interface region are examined for their influence on electrical and analog parameters. The results indicate that Improved-JL-NWFET exhibits more immunity against degradation in electrical and analog parameters compared to its conventional counterpart devices in the presence of positive and negative ITCs.

Delhi Technological University (IN)
Affordable and clean energy
Openalex Percentile: Top 90%
Advancements in Semiconductor Devices and Circuit Design
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.