Enhanced AODV routing analysis for mobile Ad Hoc networks

Ad-hoc wireless networks entail efficient and scalable routing protocols to support real-time, low-latency communication in dynamic environments. Conventional routing algorithms such as ad-hoc on-demand distance vector (AODV) frequently struggle with hardware inefficiencies and increase overhead in large-scale networks. To address these limitations, the research paper emphasizes a novel hardware design of a homogenous clustered HMC-AODV routing that is personalized with FPGA implementation to enhance routing efficiency and performance. The protocol optimizes hardware utilization and improves network performance compared to the standard AODV protocol by organizing nodes into small clusters. The performance of the routing chip is evaluated by integrating Zedboard field programmable gate array (FPGA) based on hardware metrics such as input/output blocks (IoBs), flip-flops, slices, look-up tables (LUTs), and memory utilization with a network size of 64 nodes. The anticipated HMC-AODV protocol shows improvements over existing protocols in terms of end-to-end delay (E2E delay) and controls overhead by a reduction of 10.4% to 25.1% and 8.9% to 35.4% respectively with the maximum frequency support of 286 MHz and, packet delivery ratio (PDR) = 1.0. The FPGA-based design reduces power consumption and maximizes routing efficiency which makes it an ideal choice for real-time applications.