From Variations to Precision: Modeling and Optimization of Inner Spacer Etch in GAA FETs

This work introduces a robust machine learning framework for modeling and optimizing the inner spacer etch process in gate-all-around FET fabrication. Using an in-house Particle Monte-Carlo simulator, the etch process is modeled precisely across varied conditions. Gaussian Process Regression outperforms neural network models, achieving 98-99% accuracy in predicting etch front variations. Bayesian Optimization with adaptive sampling and successive domain reduction is utilized to fine-tune etch parameters, minimizing the error between predicted and target etch fronts. This integrated approach enables precise control over spacer-channel geometry, making this approach highly effective for advanced semiconductor manufacturing.

Authors

Institutions

Publication Details

Published
2025-05-05
DOI
https://doi.org/10.1109/asmc64512.2025.11010557
Citations
2
Primary Topic
Advancements in Semiconductor Devices and Circuit Design
Type
article
Field-Weighted Citation Impact
1.46

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

From Variations to Precision: Modeling and Optimization of Inner Spacer Etch in GAA FETs

Samit Barai, Pardeep Kumar, Om Maheshwari, Nihar R. Mohapatra
2 citations
Advancements in Semiconductor Devices and Circuit Design
1.46
article

From Variations to Precision: Modeling and Optimization of Inner Spacer Etch in GAA FETs

Samit Barai, Pardeep Kumar, Om Maheshwari, Nihar R. Mohapatra
article en
2 citations

Abstract

This work introduces a robust machine learning framework for modeling and optimizing the inner spacer etch process in gate-all-around FET fabrication. Using an in-house Particle Monte-Carlo simulator, the etch process is modeled precisely across varied conditions. Gaussian Process Regression outperforms neural network models, achieving 98-99% accuracy in predicting etch front variations. Bayesian Optimization with adaptive sampling and successive domain reduction is utilized to fine-tune etch parameters, minimizing the error between predicted and target etch fronts. This integrated approach enables precise control over spacer-channel geometry, making this approach highly effective for advanced semiconductor manufacturing.

Indian Institute of Technology Gandhinagar (IN)
Ministry of Education
Sustainable cities and communities
Openalex Percentile: Top 17%
Advancements in Semiconductor Devices and Circuit Design
1.46
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.