Implementation and Comparison of Different Types of High Speed Adders

This paper presents the design and performance comparison of different high-speed adder architectures with a focus on optimizing delay, power consumption, and area utilization. A hybrid 128-bit adder is proposed by combining four popular adder types: Ripple Carry Adder (RCA), Carry Skip Adder (CSA), Carry Select Adder (CSLA), and Carry Look- Ahead Adder (CLA). Each adder is allocated to a specific segment of the 128-bit word based on its characteristics to improve overall performance. The design is implemented using SystemVerilog, simulated using Synopsys VCS, and synthesized for FPGA deployment. To enhance performance further, the design incorporates pipelining techniques and is based on NAND gate-level logic for better hardware optimization. Results indicate that the hybrid approach offers an effective trade-off among speed, power, and hardware utilization.