Punxa: A Python‐Based RISC‐V System Simulator for Education

ABSTRACT The analysis and verification of the integration of hardware and software components is challenging. Traditional HDL simulators, which are often slow and provide low‐level analysis tools, are not always effective for simulating the software of processor‐based systems. This work presents an interactive co‐simulation framework that enhances students' understanding of computer architecture concepts typically obscured by hardware intricacies. This framework facilitates a unified environment for iterative design, enabling detailed analysis and generation of reports and traces to identify system performance, bottlenecks, and find implementation errors. By prioritizing analysis features over performance, this framework serves as a valuable tool for educational purposes and comprehensive examination of the interactions between hardware and software.

Authors

Institutions

Publication Details

Journal
Electronics Letters
Published
2025-01-01
DOI
https://doi.org/10.1049/ell2.70300
Citations
1
Primary Topic
Experimental Learning in Engineering
Type
article
Field-Weighted Citation Impact
1.14

Funders

Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Punxa: A Python‐Based RISC‐V System Simulator for Education

David Castells‐Rufas, Xavier Martorell, David Novo
1 citations
Electronics Letters
Experimental Learning in Engineering
1.14
article

Punxa: A Python‐Based RISC‐V System Simulator for Education

David Castells‐Rufas, Xavier Martorell, David Novo
article en
1 citations

Abstract

ABSTRACT The analysis and verification of the integration of hardware and software components is challenging. Traditional HDL simulators, which are often slow and provide low‐level analysis tools, are not always effective for simulating the software of processor‐based systems. This work presents an interactive co‐simulation framework that enhances students' understanding of computer architecture concepts typically obscured by hardware intricacies. This framework facilitates a unified environment for iterative design, enabling detailed analysis and generation of reports and traces to identify system performance, bottlenecks, and find implementation errors. By prioritizing analysis features over performance, this framework serves as a valuable tool for educational purposes and comprehensive examination of the interactions between hardware and software.

Electronics LettersVol. 61(1)
Universitat Autònoma de Barcelona (ES), Barcelona Supercomputing Center (ES), Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier (FR), Universitat Politècnica de Catalunya (ES)
Ministerio de Ciencia, Innovación y Universidades, Agence Nationale de la Recherche, Departament d'Innovació, Universitats i Empresa, Generalitat de Catalunya
Openalex Percentile: Top 20%
Experimental Learning in Engineering
1.14
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.

Punxa: A Python‐Based RISC‐V System Simulator for Education — David Castells‐Rufas, Xavier Martorell, et al. · Electronics Letters (2025) | TGRS Research Map | TGRS