Predictive Method of Charge Storage Memory Degradation on a Dedicated 4kb Test Vehicle
This study investigates the variability in HCI (Hot Carrier Injection) degradation within a 4 kb charge storage memory array, manufactured on a dedicated wafer split process. A standard set of experiments is conducted to extract electrical features of the cells before and after stress. A statistical analysis method, based on the Principal Component Analysis (PCA) approach, is introduced to enhance the comprehension of the cell degradation prior to reliability testing. Additionally, a graphical model is developed to identify extrinsic cells in the memory array prior to stress, as well as to assess the overall technology yield. Finally, others classifier models are explored aiming to improve extrinsic cells detection before running the reliability test.
Authors
- Madjid Akbal
- A. Regnier
- M. Bocquet
- Joël Metz
- Jean‐Michel Portal (ORCID: https://orcid.org/0000-0002-6722-053X)
- V. Della Marca (ORCID: https://orcid.org/0000-0003-3761-8122)
- Brice Arrazat
- Jean-Michel Moragues
- Olivier Paulet
- Thibault Kempf
- Khaled Alkema
- S.D. Perrin
- Martin Arteaga
Institutions
- Centre National de la Recherche Scientifique (FR)
- STMicroelectronics (Switzerland) (CH)
- Aix-Marseille Université (FR)
- STMicroelectronics (United States) (US)
Publication Details
- Journal
- IEEE Transactions on Device and Materials Reliability
- Published
- 2025-05-22
- DOI
- https://doi.org/10.1109/tdmr.2025.3572856
- Primary Topic
- VLSI and Analog Circuit Testing
- Type
- article
- Field-Weighted Citation Impact
- 0.00
Funders
- Association Nationale de la Recherche et de la Technologie