Effect of Noble Metal Passivation Deposited by ECD on Cu Surface for Low-Temperature Cu-to-Cu Bonding

The increasing demand for high I/O count, high performance, and low power consumption has driven the adoption of <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$3\mathrm{D}$</tex> stacking technology. Achieving chip or wafer stacking requires processes such as TSV, wafer grinding, and bonding. This study investigates low-temperature Cu-to-Cu bonding and examines the effects of noble metal passivation layers deposited via electroplating (EP) and electroless plating (ELP) methods on the Cu surface. Surface analysis was conducted using XPS, GIXRD, TEM, and AFM methods. The results show that EP-Pd exhibited clear Pd peaks on the Cu surface, while no Pd peaks were detected in the ELP-Pd sample. A detailed discussion of the oxidation and diffusion behavior of noble metals like Pd and Ru, depending on the deposition methods, will be presented. Additionally, bonding was performed at 200°C with noble metal passivation layers, and the bonding interfaces were thoroughly evaluated.

Authors

Institutions

Publication Details

Published
2025-04-15
DOI
https://doi.org/10.23919/icep-iaac64884.2025.11002983
Primary Topic
3D IC and TSV technologies
Type
article
Field-Weighted Citation Impact
0.00
Controls
|||
ALL TIME
JAN
FEB
MAR
APR
MAY
JUN
JUL
AUG
SEP
OCT
article

Effect of Noble Metal Passivation Deposited by ECD on Cu Surface for Low-Temperature Cu-to-Cu Bonding

Hoogwan Lee, Sarah Eunkyung Kim, Dongmyeong Lee, Suin Jang et al.
3D IC and TSV technologies
article

Effect of Noble Metal Passivation Deposited by ECD on Cu Surface for Low-Temperature Cu-to-Cu Bonding

Hoogwan Lee, Sarah Eunkyung Kim, Dongmyeong Lee, Suin Jang, Junyoung Choi
article en

Abstract

The increasing demand for high I/O count, high performance, and low power consumption has driven the adoption of <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$3\mathrm{D}$</tex> stacking technology. Achieving chip or wafer stacking requires processes such as TSV, wafer grinding, and bonding. This study investigates low-temperature Cu-to-Cu bonding and examines the effects of noble metal passivation layers deposited via electroplating (EP) and electroless plating (ELP) methods on the Cu surface. Surface analysis was conducted using XPS, GIXRD, TEM, and AFM methods. The results show that EP-Pd exhibited clear Pd peaks on the Cu surface, while no Pd peaks were detected in the ELP-Pd sample. A detailed discussion of the oxidation and diffusion behavior of noble metals like Pd and Ru, depending on the deposition methods, will be presented. Additionally, bonding was performed at 200°C with noble metal passivation layers, and the bonding interfaces were thoroughly evaluated.

Seoul National University of Science and Technology (KR)
Openalex Percentile: Top 91%
3D IC and TSV technologies
AI Navigator

Ask Laika to Summarize, Analyze, and Connect papers live on the map.

Summarize Papers & Methodologies

Extract key findings, datasets, and comparative methods across publications.

Benchmark Rankings & Visual Analytics

Rank top research institutions, authors, funders, topics, and journals by Field-Weighted Citation Impact (FWCI) and paper volume with instant charts.

Connect Distant Disciplines

Bridge topological clusters on the map to find hidden collaborative intersections.